# A701/2



### DESCRIPTION

A701/2 are adjustable constant current drivers for LED applications. Six regulated current ports are designed to provide uniform and pure DC constant current sinks for driving LEDs within a large range VF variation.

A701/2 provide users 6-channel constant current ports to match LEDs with equal current. Users may program the output current from 5mA to 40mA through an external resistor,  $R_{SET}$ , which gives user flexibility in controlling the light intensity of LEDs.

Two kinds of control logic, active high and active low, for Output Enable pin ( $\overline{OE}/OE$  pin) are provided for user's varies applications. It could precisely adjust LED brightness from 0% to 100% via  $\overline{OE}/\overline{OE}$  pin with Pulse Width Modulation signal.

The thermal protection function protects IC from over temperature  $(150^{\circ}C)$  damage. Also, the thermal pad enhances the package power dissipation.

# 6 CHANNELS ADJUSTABLE CONSTANT CURRENT LED DRIVER

#### FEATURES

- 6 constant-current output channels
- Output current deviations: ±3% between channels, ±7% between ICs.
- Output current programmable through external resistor.
- Constant output current range: 5mA~40mA
- Wide supply voltage range: 6V~50V (A702)
- 75V output sustaining voltage
- 2 kinds of control logic for Output Enable pin

### APPLICATIONS

- Automotive Interior Lighting
- Channel Letter, Indoor Lighting
- LED Backlight Driver for MP3, MP4, Mobile Phone, Portable DVD, NB, and LCD TV.



#### **ORDER INFORMATION MSOP-EP** QFN 3x3 V<sub>DD</sub> Range G J **OE**/OE Pin Logic 10 pin 16 pin 2.9V~6V Low Enable A701GFT A701GGT A701JGT High Enable A702GFT-HE A702GGT-HE A702JGT-HE 6V~ 50V A702GFT A702GGT A702JGT Low Enable Note: Part Number: A701 A 7 0 2 🗌 🛄 🛄 ΗE G: MSOP-EP; J: QFN-3×3 HE: High Enable Package Type. →EN Pin Logic. T: Tape & Reel Package Process. F: Lead Free; G: Green Packing.

Copyright © 2009 ADDtek Corp.

1

PIN DESCRIPTION						
Pin Name	Pin Descriptions					
GND	Ground terminal for control logic and current sink.					
OUT1~OUT6	Constant current output terminals					
ŌĒ	Output Enable terminal, "Low" active. "Low level voltage" enables all the six output pins while "high level voltage" disables all the six output pins (blanked). It can be left floating for normally on.					
OE	Output Enable terminal, "High" active. "High level voltage" enables all the six output pins while "low level voltage" disables all the six output pins (blanked). It can be left floating for normally on.					
ISET	Output current setting input. Connect a resistor ( $R_{SET}$ ) between ISET pin and GND pin to setup the output current for all output channels following: $I_{OUTn} = (1.2V / R_{SET}) \times 60$ Don't leave this pin open as shutdown control.					
STD	Chip shutdown pin, Low active. The supply current less than 1uA when shutdown. Internal pull-high.					
V <sub>DD</sub>	6V/50V supply voltage terminal					

Note: The thermal pad is suggested connect to GND on PCB. And thermal conductivity will be improved, if a copper foil on PCB is soldered with thermal pad.

#### THERMAL RESISTANCE

Package		Thermal Resistance (°C /W)			
		$ heta_{JA}$	$ heta_{ m JT}$		
G	MSOP-EP	107	9.63		
J	QFN 3×3	51	29.62		

Note:

$$T_{J} = P_{D} (\theta_{JC} + \theta_{CS} + \theta_{SA}) + T_{A} = P_{D} \times \theta_{JA} + T_{A}$$

Where, T<sub>J</sub>: Junction Temperature.

T<sub>A</sub>: Ambient Temperature.

 $P_{\mbox{\scriptsize D}}$  : Dissipated power.

 $\theta_{\text{JC}}$ : Thermal Resistance – Junction to Case (Tab).

 $\theta_{\text{CS}}\text{:}$  Thermal Resistance – Case (Tab) to Mounting Surface

 $\theta_{\text{SA}}$ : Thermal Resistance – Mounting Surface to Ambient (thermal resistance of the heat sink)

# A701/2

ABSOLUTE MAXIMUM RATINGS (Note)					
Supply Voltage, V <sub>DD</sub>	50V				
OE/OE, STD Pin Input Voltage	12V				
Output Current, I <sub>OUTn</sub>	40mA				
Sustaining Voltage (OUT1 ~ OUT6), $V_{DS}$	-0.4V to 75V				
Maximum Operating Junction Temperature, T <sub>J</sub>	125°C				
Operating Temperature, T <sub>opr</sub>	-40°C to 85°C				
Storage Temperature Range	-55°C to 150°C				
Lead Temperature (Soldering, 10 seconds)	260°C				
Note: Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of the specified terminal.					



Copyright © 2009 ADDtek Corp.



V <sub>DD</sub> =5V for A701	and V <sub>DD</sub> =12V	7 for A702, 7	$\Gamma_A$ =25°C. (Unless otherwise noted)								
Parameter		Symbol	Conditions	Min	Тур	Max	Unit				
Supply Voltage		V <sub>DD</sub>	A701	2.9	5	6	V				
			A702	6	12	50					
Sustaining Voltage	;	V <sub>DS</sub>	OUT1 ~ OUT 6			75	V				
Output Current		I <sub>OUTn</sub>	DC Test Circuit	5		40	mA				
	((11)) 1 1	V <sub>IH</sub>	A701. Should not higher than $V_{DD}$ .	2		6	V				
OE/OE/STD	H level		A702. Should not higher than V <sub>DD</sub> . 2				v				
input voltage	"L" level	V <sub>IL</sub>		GND		0.8	V				
OE/OE Input Hyste	eresis			200			mV				
Output Leakage Cu	urrent	I <sub>OH</sub>	V <sub>OH</sub> =40V			0.5	uA				
Output Current (Between ICs)		I <sub>OUT</sub>	V <sub>DS</sub> =0.6V, R <sub>SET</sub> =2.4 KΩ	4 KΩ 27.9 30.0		32.1	mA				
			$V_{DS}=0.6V, R_{SET}=3.6 \text{ K}\Omega$ 18.6 20.0				IIIA				
Output Current Ske	ew	$\triangle I_{OUTn}$	V <sub>DS</sub> =0.6V, R <sub>SET</sub> =2.4 KΩ		$\pm 1$	$\pm 3$	0/				
(Between Channels	s)		V <sub>DS</sub> =0.6V, R <sub>SET</sub> =3.6 KΩ		±1	$\pm 3$	70				
Regulation of Output Current vs. Sustaining Voltage		%/ $\Delta V_{DS}$	$V_{DS}=0.5V\sim3.0V$		$\pm 0.1$	-	%/V				
Regulation of Output Current vs. Supply Voltage		%/∆V <sub>DD</sub>	A701, $V_{DD} = 2.9 V \sim 6 V$		$\pm 1$	-	0/				
			A702, $V_{DD} = 6V \sim 40V$		±1		70				
Pull-up Resistor, OE, STD		R <sub>IN</sub> (up)		0.5	1	1.5	MΩ				
Thermal Protection Temperature		T <sub>X</sub>	When $T_J$ approaches $T_X$ and OUT is shut off		160		°C				
Thermal Protection Temperature Hysteresis					25						
Supply Current	"ON"	I <sub>DD(ON)</sub>	$R_{SET}=2.4K\Omega; \overline{OE}/OE="Active"$		4	7	mA				
	"OFF"	I <sub>DD(OFF)</sub>	R <sub>SET</sub> =Open; <u>OE</u> /OE="Inactive"		6	9					
			$R_{SET}=2.4K\Omega; \overline{OE}/OE="Inactive"$	$_{\rm SET}$ =2.4K $\Omega$ ; $\overline{\rm OE}$ /OE="Inactive" 4		7					
	Shutdown	T	A701, $\overline{\text{STD}}$ = "Low"		4	7					
		Snutdown	Silutiowi	Shutuowh	Shutdown	Shuuowh	*DD(SD)	A702, <u>STD</u> = "Low"		40	70

### ELECTRICAL CHARACTERISTICS

Copyright © 2009 ADDtek Corp.

# A701/2

11MING CHARACTERISTICS									
Characteristic	Symbol	Conditions	Min	Тур	Max	Unit			
Propagation Delay Time (Output Current from "L" to "H")	t <sub>pLH</sub>		0.1	0.3	0.6	us			
Propagation Delay Time (Output Current from "H" to "L")	t <sub>pHL</sub>	$V_{DD}$ =5.0V(A701)	0.05	0.1	0.4	us			
Shutdown Recover Delay Time		$V_{DD} = 12.0 V (A/02)$		50		us			
OE/OE Minimum Pulse Width	$t_{W(OE)}$	$V_{DS}=1.0V$ $V_{IH}=5.0V$ $V_{IH}=CND$	5	-	-	us			
Output Current Rising Time (Turn ON, rising from 10% to 90%)	t <sub>ON</sub>	$R_{SET}$ =2.4 K $\Omega$	0.5	1	2	us			
Output Current falling Time (Turn OFF, falling from 90% to 10%)	t <sub>OFF</sub>		0.5	1	2	us			





5

# A701/2

#### **APPLICATION INFORMATION**

#### The Maximum Power Dissipation on Regulator:

$$P_D = \sum_{n=1}^{6} (V_{OUTn} \cdot I_{OUTn}) + V_{DD(MAX)} \cdot I_{DD}$$

$$\begin{split} V_{OUTn} &= \text{the maximum voltage on output pin OUTn;} \\ I_{OUTn} &= \text{the nominal output current through output pin OUTn;} \\ V_{DD(MAX)} &= \text{the maximum input voltage;} \\ I_{DD} &= \text{the supply current to the regulator at } I_{OUTn}; \\ n &= 1 \sim 6. \end{split}$$

### **Thermal Consideration:**

The A701/2 has internal power and thermal limiting circuitry designed to protect the device under overload conditions. However, maximum junction temperature ratings should not be exceeded under continuous normal load conditions. The thermal protection circuit of A701/2 prevents the device from damage due to excessive power dissipation. When the device temperature rises to approximately 150°C, the regulator will be turned off. When power consumption is over about 467mW (MSOP-10 package, at  $T_A=70^\circ$ C) or 980mW (QFN 3×3 package, at  $T_A=70^\circ$ C), additional heat sink is required to control the junction temperature below 120°C.

The junction temperature is:

 $T_{J} = P_{D} \left( \theta_{JC} + \theta_{CS} + \theta_{SA} \right) + T_{A}$ 

P<sub>D</sub> : Dissipated power.

 $\theta_{\rm JC}$  : Thermal resistance from the junction to the mounting tab (case) of the package.

 $\theta_{CS}$ : Thermal resistance through the interface between the IC and the surface on which it is mounted. (typically,  $\theta_{CS} < 1.0^{\circ}$ C/W)

 $\theta_{SA}$ : Thermal resistance from the mounting surface to ambient (thermal resistance of the heat sink).

If PC Board copper is going to be used as a heat sink, below table can be used to determine the appropriate size of copper foil required. For multi-layered PCB, these layers can also be used as a heat sink. They can be connected with several through-hole vias.

PCB $\theta_{SA}$ (°C/W)	59	45	38	33	27	24	21
PCB heat sink size (mm <sup>2</sup> )	500	1000	1500	2000	3000	4000	5000

Copyright © 2009 ADDtek Corp.

# A701/2

# PACKAGE



### 16-Pin QFN 3mmx3mm



7

Copyright © 2009 ADDtek Corp.

DD082\_B -- JULY 2009

### **Top Marking for MSOP-EP 10 Pin**



### **MSOP-EP 10 Pin**



8

Copyright © 2009 ADDtek Corp.

DD082\_B -- JULY 2009



## **IMPORTANT NOTICE**

ADDtek reserves the right to make changes to its products or to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

A few applications using integrated circuit products may involve potential risks of death, personal injury, or severe property or environmental damage. ADDtek integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices or systems or other critical applications. Use of ADDtek products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

ADDtek assumes to no liability to customer product design or application support. ADDtek warrants the performance of its products to the specifications applicable at the time of sale.

ADDtek Corp. 9F, No. 20, Sec. 3, Bade Rd., Taipei, Taiwan, 105 TEL: 2-25700299 FAX: 2-25700196

Copyright © 2009 ADDtek Corp.

9