## SMBus 8-Channel LED Driver

The ISL97635 is a digitally controlled LED driver that controls 8 channels of LED current for LCD backlight applications. The ISL97635 is capable of driving typically 72 ( $8 \times 9$ ) pieces of $3.5 \mathrm{~V} / 30 \mathrm{~mA}$ or $80(8 \times 10)$ pieces of $3.2 \mathrm{~V} / 20 \mathrm{~mA}$ LEDs. The ISL97635's 8 channels of voltage controlled current sources with typical currents matching of $\pm 1 \%$, which compensate for the non-uniformity effect of forward voltages variance in the LED stacks. To minimize the voltage headroom and power loss in the typical multi-strings operation, the ISL97635 features a dynamic headroom control that monitors the highest LED forward voltage string and uses its feedback signal for output regulation.

The LED dimming control can be achieved through a SMBus, an external PWM, or a variable DC (analog light sensor) input. SMBus controlled dimming allows 256 levels each of PWM and DC current adjustments. The SMBus PWM dimming frequency can be adjusted from 100 Hz to 5 kHz by an external capacitor. External PWM input allows up to 20 kHz audio noise free PWM dimming. The SMBus PWM setting and an external PWMI signal can also be combined to provide a dynamic PWM dimming that complies with Intel's DPST (Display Power Saving Technology) requirement.

One or more channels can be selected sequentially in any order, allowing scrolling in RGB LED backlighting applications.

The ISL97635 features extensive protection functions that include string open and short circuit detections, OVP, OTP, thermal shutdown and an optional input overcurrent protection with master fault disconnect switch. The fault conditions will be recorded in the Fault/Status register. There are selectable short-circuit thresholds and the switching frequency can be programmed between 600 kHz and 1.2 MHz .

Available in the $24 \mathrm{Ld} 4 m m \times 4 m m$ QFN, the ISL97635 operates from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ with input voltage ranging from 6 V to 24 V .

## Features

- 8 Channels
- 6 V to 24 V Input
- 34.5V Output Max
- Drive Maximally 72 (3.5V/30mA each) or 80 (3.2V/20mA each) LEDs
- Current Matching $\pm 1 \%$ Typ
- Dynamic Headroom Control
- Dimming Controls
- SMBus 8-Bit PWM Current Control
- SMBus 8-Bit DC Current Control
- External PWM Input up to 20kHz Dimming
- SMBus and External PWM DPST Dimming Control
- DC-to-PWM Dimming Control
- Protections
- String Open Circuit Detection
- String Short Circuit Detection with Selectable Thresholds
- Over-Temperature Protection
- Overvoltage Protection
- Input Overcurrent Protection with Disconnect Switch
- $600 \mathrm{kHz} / 1.2 \mathrm{MHz}$ Selectable $\mathrm{f}_{\mathrm{SW}}$
- Selectable Channels Allows Scrolling Backlight
- 24 Ld (4mmx4mm) QFN Package
- Pb-Free (RoHS compliant)


## Applications

- Notebook Displays WLED or RGB LED Backlighting
- LCD Monitor LED Backlighting
- Automotive Displays LED Backlighting
- Automotive or Traffic Lighting


## Ordering Information

| PART NUMBER <br> (Note) | PART <br> MARKING | PACKAGE <br> (Pb-free) | PKG. <br> DWG. \# |
| :--- | :--- | :---: | :---: |
| ISL97635IRZ* | 97635 IRZ | $24 \mathrm{Ld} 4 \times 4$ QFN | L24.4×4D |

*Add "-T" or "-TK" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Typical Application Circuit



## Block Diagram



FIGURE 1. ISL97635 BLOCK DIAGRAM

| Absolute Maximum Ratings $\mathrm{T}_{\mathrm{A}}=+2$ |  |
| :---: | :---: |
| VIN, FAULT | -0.3V to 24 V |
| VDC, COMP, RSET | -0.3V to 6.5 V |
| SMBCLK, SMBDAT, FPWM, PWMO, EN/PWM | -0.3 V to 6.5 V |
| OVP, IINO - IIN7 | -0.3V to 28 V |
| LX. | -0.3V to 36V |
| PGND. | -0.3V to +0.3V |
| Above voltage ratings are all with respect to |  |

## Operating Conditions

Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## Thermal Information

| Thermal Resistance (Typical, Notes 1, 2) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 24 Ld QFN | 39 | 2 |
| Thermal Characterization (Typical, Note 3) |  | $\mathrm{PSI}_{\mathrm{JT}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| 24 Ld QFN |  | $\sim 0.7$ |
| Maximum Continuous Junction Temperatur |  | $+125^{\circ} \mathrm{C}$ |
| Storage Temperature |  | C to $+150^{\circ} \mathrm{C}$ |
| Pb-free Reflow Profile http://www.intersil.com/pbfree/Pb-Free | ow.asp | e link below |

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## NOTES:

1. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
2. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the exposed metal pad on the package underside.
3. $\mathrm{PSI}_{\mathrm{JT}}$ is the PSI junction-to-top thermal characterization parameter. If the package top temperature can be measured with this rating then the die junction temperature can be estimated more accurately than the $\theta_{\mathrm{JC}}$ and $\theta_{\mathrm{Jc}}$ thermal resistance ratings.
4. Limits established by characterization and are not production tested.

Electrical Specifications All specifications below are tested at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{EN}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=36.6 \mathrm{k} \Omega$, unless otherwise noted. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Backlight Supply Voltage | $\leq 9$ LEDs per channel (3.5V/30mA type) | 6 |  | 24 | V |
| $\mathrm{I}_{\text {VIN_STBY }}$ | VIN Shutdown Current |  |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage |  |  |  | 34.5 | V |
| $\mathrm{V}_{\text {UVLO }}$ | Undervoltage Lockout Threshold |  | 2.45 |  | 2.8 | V |
| VUVLO_HYS | Undervoltage Lockout Hysteresis |  |  | 300 |  | mV |
| REGULATOR |  |  |  |  |  |  |
| $V_{\text {DC }}$ | LDO Output Voltage | $\mathrm{V}_{\text {IN }}>6 \mathrm{~V}$ | 5.0 |  | 5.5 | V |
| $I_{\text {VDC_STBY }}$ | Standby Current | EN/PWM $=0 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IVDC | Active Current | EN/PWM $=5 \mathrm{~V}$ |  | 10 |  | mA |
| $\mathrm{V}_{\text {LDO }}$ | VDC LDO Dropout Voltage | $\mathrm{V}_{\text {IN }}>5.5 \mathrm{~V}, 30 \mathrm{~mA}$ |  | 30 | 200 | mV |
| SS | Soft-Start |  |  | 1 |  | ms |
| ENmin | Minimum Enable Signal |  |  | 40 |  | $\mu \mathrm{s}$ |
| BOOST |  |  |  |  |  |  |
| SWILimit | Boost FET Current Limit | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 2.3 |  | 3.2 | A |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.2 |  |  | A |
| $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | Internal Boost Switch ON-Resistance |  |  | 130 | 260 | $\mathrm{m} \Omega$ |

## Electrical Specifications

All specifications below are tested at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=36.6 \mathrm{k} \Omega$, unless otherwise noted. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued)

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Eff_peak | Peak Efficiency | $\mathrm{V}_{\mathrm{IN}}=18 \mathrm{~V}, 54 \mathrm{LEDs}, 20 \mathrm{~mA}$ each, $L=8.2 \mu \mathrm{H}$ with DCR $106 \mathrm{~m} \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 91 |  | \% |
|  |  | $\begin{aligned} & \text { VIN }=12 \mathrm{~V}, 54 \text { LEDs, } 20 \mathrm{~mA} \\ & \text { each, } \mathrm{L}=8.2 \mu \mathrm{H} \text { with DCR } \\ & 106 \mathrm{~m} \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 88 |  | \% |
|  |  | $\begin{aligned} & \mathrm{VIN}=6 \mathrm{~V}, 54 \mathrm{LEDs}, 20 \mathrm{~mA} \\ & \text { each, } \mathrm{L}=8.2 \mu \mathrm{H} \text { with DCR } \\ & 106 \mathrm{~m} \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 86 |  | \% |
| $\Delta \mathrm{l}_{\mathrm{OUT}} / \Delta \mathrm{V}_{\text {IN }}$ | Line Regulation |  |  | 0.1 |  | \% |
| $\mathrm{D}_{\text {MAX }}$ | Boost Maximum Duty Cycle |  | 82 |  |  | \% |
| $\mathrm{D}_{\text {MIN }}$ | Boost Minimum Duty Cycle |  |  | 7 |  | \% |
| $\mathrm{f}_{\text {OSC_hi }}$ | Lx Frequency | Register 0x08, $\mathrm{f}_{\text {SW }}=1$ | 1.0 | 1.2 | 1.3 | MHz |
| $\mathrm{f}_{\text {OSC_lo }}$ | Lx Frequency | Register 0x08, $\mathrm{f}_{\text {SW }}=0$ | 550 | 600 | 650 | kHz |
| ILX_leakage | Lx Leakage Current | VLX $=36 \mathrm{~V}$, EN $=0$ |  |  | 10 | $\mu \mathrm{A}$ |
| REFERENCE |  |  |  |  |  |  |
| $\mathrm{I}_{\text {MATCH }}$ | Channel-to-Channel Current Matching | $\mathrm{I}_{\text {OUT }}=30 \mathrm{~mA}, \mathrm{BRT}=255$ | -3.5 | $\pm 1$ | +3.5 | \% |
| $\mathrm{I}_{\text {ACC }}$ | Current Accuracy |  |  | $\pm 3$ |  | \% |
| FAULT DETECTION |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SC }}$ | Short Circuit Threshold Accuracy | $\begin{aligned} & \text { Reg0x08 }=0 \times 0 \mathrm{~F} \text { or } 0 \times 0 \mathrm{~B} \\ & \text { Reg0x00 }=0 \times F F \end{aligned}$ | 7.8 | 8 | 8.8 | V |
|  |  | $\begin{aligned} & \text { Reg0x08 }=0 \times 0 E \text { or } 0 \times 0 A \\ & \text { Reg } 0 \times 00=0 \times F F \end{aligned}$ | 2.8 | 3.1 | 3.8 | V |
| $\mathrm{V}_{\text {temp_acc }}$ | Over-Temperature Threshold Accuracy |  |  | 5 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {OVPlo }}$ | Overvoltage Limit on OVP Pin |  | 1.17 | 1.2 | 1.23 | V |
| OVP ${ }_{\text {hys }}$ | OVP Hysteresis |  |  | 20 |  | mV |
| OVP ${ }_{\text {fault }}$ | OVP Short Detection Fault Level |  |  | 300 |  | mV |
| SMBus INTERFACE |  |  |  |  |  |  |
| VIL | Guaranteed Range for Data, Clock Input Low Voltage |  |  |  | 0.8 | V |
| VIH | Guaranteed Range for Data, Clock Input High Voltage |  | 2.1 |  | VDD | V |
| VOL | SMBus Data Line Logic Low Voltage with $1.1 \mathrm{k} \Omega$ series resistor from data bus to SMBDAT pin | $\mathrm{I}_{\text {PULLUP }}=350 \mu \mathrm{~A}$ |  |  | 0.4 | V |
|  | SMBus Data Line Logic Low Voltage without series resistor from data bus to SMBDAT pin | $\mathrm{I}_{\text {PULLUP }}=4 \mathrm{~mA}$ |  |  | 0.17 | V |
| ILEAK | Input Leakage On SMBData/SMBCIk |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {DD }}$ | Nominal Bus Voltage | 3 V to $5 \mathrm{~V} \pm 10 \%$ | 2.7 |  | 5.5 | V |
| SMBus TIMING SPECIFICATIONS (Note 4) |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SMB }}$ | SMBus Clock Frequency |  | 10 |  | 100 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | Bus Free Time Between Stop and Start Condition |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD }}$ STA | Hold Time After (Repeated) START Condition. After this Period, the First Clock is Generated |  | 4.0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU:STA }}$ | Repeated Start Condition Setup Time |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU:STO }}$ | Stop Condition Setup Time |  | 4.0 |  |  | $\mu \mathrm{s}$ |

## Electrical Specifications

All specifications below are tested at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=36.6 \mathrm{k} \Omega$, unless otherwise noted. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued)

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{HD} \text { : DAT }}$ | Data Hold Time |  | 300 |  |  | ns |
| $\mathrm{t}_{\text {SU:DAT }}$ | Data Setup Time |  | 250 |  |  | ns |
| t LOW | Clock Low Period |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Clock High Period |  | 4.0 |  | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Clock/data Fall Time |  |  |  | 300 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Clock/data Rise Time |  |  |  | 1000 | ns |
| GENERAL TIMING SPECIFICATIONS (Note 4) |  |  |  |  |  |  |
| $\mathrm{t}_{1}$ | Minimum Setup Time Between $\mathrm{V}_{\mathrm{IN}}$ Rising above VUVLO with EN $=1$ and SMBus Communications | $\begin{aligned} & \mathrm{EN}=1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{VDC} \\ & \text { capacitor }<10 \mu \mathrm{~F} \end{aligned}$ |  | 80 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{2}$ | Minimum Setup Time Between EN Going High with $\mathrm{V}_{\mathrm{IN}}$ above VUVLO and SMBus Communications | $\mathrm{V}_{\text {IN }}>$ VUVLO, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, <br> VDC capacitor $<10 \mu \mathrm{~F}$ |  | 80 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{3}$ | Minimum Time Between $\mathrm{V}_{\mathrm{IN}}$ Rising above VUVLO with EN =1 to SMBus BL CTRL On | $\mathrm{EN}=1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 4.5 |  | ms |
| $\mathrm{t}_{4}$ | Minimum Time Between EN Going High with $\mathrm{V}_{\text {IN }}$ above VUVLO to SMBus BL CTRL On | $\mathrm{V}_{\text {IN }}>\mathrm{VUVLO}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 4.5 |  | ms |
| $\mathrm{t}_{5}$ | Minimum Time for LED Output to Respond to SMBus Data at any Levels | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}>\mathrm{VUVLO}, \mathrm{EN}=1, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 5 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{6}$ | Response Time Between Backlight CTRL Off with Boost Not Switching to Backlight CTRL On with Boost Switching | $\begin{aligned} & \mathrm{V}_{\text {IN }}>\text { VUVLO, EN = } 1, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 5 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{7}$ | Response Time Between Backlight CTRL On with Boost Switching to Backlight CTRL Off with Boost Not Switching | $\begin{aligned} & \mathrm{V}_{\text {IN }}>\text { VUVLO, EN = } 1, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 5 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{8}$ | LED Channel Short Circuit Fault Detection to Status Register Data Ready | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}>\mathrm{VUVLO}, \mathrm{EN}=1, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \text { LEDs Active } \end{aligned}$ |  | 6 |  | ms |
| $\mathrm{t}_{9}$ | $V_{\text {OUT-GND }}$ Short Circuit Detection During Operation to Status Register Data Ready | $\mathrm{V}_{\mathrm{IN}}>$ VUVLO, $\mathrm{EN}=1$, <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Fault FET used |  | 5 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{10}$ | Time Between VIN Rising Above VUVLO with EN = 1 and $V_{\text {OUt-GND }}$ Short being Reported in Status Register | $\mathrm{EN}=1$, VDC capacitor $<10 \mu \mathrm{~F}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Fault FET used. |  | 30 |  | ms |
| $\mathrm{t}_{11}$ | Time Between EN Going High with $\mathrm{V}_{\text {IN }}$ Above VUVLO and a $V_{\text {OUt-GND }}$ Short being Reported in Status Register | $\mathrm{V}_{\text {IN }}>$ VUVLO, VDC capacitor < $10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Fault FET used. |  | 30 |  | ms |
| CURRENT SOURCES |  |  |  |  |  |  |
| $V_{\text {headroom }}$ | Dominant Channel Current Source Headroom at IIN Pin | $\mathrm{I}_{\text {LED }}=20 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 100 |  | mV |
| $\mathrm{V}_{\text {RSET }}$ | Voltage at RSET Pin | $\mathrm{R}_{\text {SET }}=36.6 \mathrm{k} \Omega$ | 680 | 700 | 720 | mV |
| ILEDmax | Maximum LED Current per Channel | $\mathrm{R}_{\mathrm{SET}}=20.9 \mathrm{k} \Omega$ |  | 35 |  | mA |
| PWM GENERATOR |  |  |  |  |  |  |
| FPWM | Generated PWM Frequency | $\begin{aligned} & \mathrm{C}_{\mathrm{FPWM}}=27 \mathrm{nF} \\ & \mathrm{C}_{\mathrm{PWMO}}=220 \mathrm{nF} \end{aligned}$ |  | 200 |  | Hz |
| DPWM | Duty Cycle Of Generated PWM (DC-to-PWM) | $\begin{aligned} & \mathrm{V}_{\text {PWMO }}=0.3 \mathrm{~V} \\ & \mathrm{CFPWM}=27 \mathrm{nF} \end{aligned}$ |  | 90 |  | \% |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PWMO}}=1.1 \mathrm{~V} \\ & \mathrm{CFPWM}=27 \mathrm{nF} \end{aligned}$ |  | 10 |  | \% |
| tMAX_PWM_OFF | Maximum PWMI Off Time Before Shutdown | EN/PWMI toggles |  | 28 |  | ms |

Electrical Specifications All specifications below are tested at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=36.6 \mathrm{k} \Omega$, unless otherwise noted. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued)

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAULT PIN |  |  |  |  |  |  |
| $\mathrm{I}_{\text {FAULt }}$ | Fault Pull-down Current | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | 10 | 18 | 30 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {FAULT }}$ | Fault Clamp Voltage with Respect to $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=12, \mathrm{~V}_{\text {IN }}-\mathrm{V}_{\text {FAULT }}$ |  | 7.5 |  | V |
| IIxStart-up | Lx Start-up Current | $\mathrm{VDC}=5.2 \mathrm{~V}$ | 1 | 2.7 | 7 | mA |

## Typical Performance Curves



FIGURE 2. EFFICIENCY, $\mathrm{L}=8.2 \mu \mathrm{H}$ WITH $\mathrm{DCR}=106 \mathrm{~m} \Omega$, $\mathrm{C}_{\mathrm{O}}=4 \times 4.7 \mu \mathrm{~F} / 50 \mathrm{~V}$


FIGURE 4. 3 EFFICIENCY, $L=10 \mu \mathrm{H}$ WITH $D C R=500 \mathrm{~m} \Omega$, $1 \mathrm{~mm}, \mathrm{C}_{\mathrm{O}}=4 \mu \mathrm{Fx} 4.7 \mu \mathrm{~F} / 50 \mathrm{~V}$


FIGURE 3. EFFICIENCY, $L=10 \mu \mathrm{H}$ WITH $D C R=129 \mathrm{~m} \Omega$, $\mathrm{C}_{\mathrm{O}}=4 \times 4.7 \mu \mathrm{~F} / 50 \mathrm{~V}$


FIGURE 5. CURRENT REGULATION

Typical Performance Curves (Continued)


FIGURE 6. CHANNEL-TO-CHANNEL CURRENT MATCHING


FIGURE 8. PWM DIMMING LINEARITY


FIGURE 10. IL AT 50\% PWM DIMMING


FIGURE 7. CURRENT MATCHING vs DUTY CYCLE vs DIMMING FREQUENCY


FIGURE 9. LX, VIIN, IL AND $I_{0}$ AT PWM DIMMING


FIGURE 11. IL ZOOM IN AT PWM DIMMING ZOOM IN

Typical Performance Curves (Continued)


FIGURE 12. LX AT 50\% PWM DIMMING


FIGURE 14. RIPPLE VOLTAGE


FIGURE 13. LX ZOOM IN AT 50\% DIMMING


FIGURE 15. I LED AT 50\% PWM DIMMING


FIGURE 16. RIPPLE VOLTAGE ZOOM IN

## Pinout



Pin Descriptions ( $\mathrm{I}=$ Input, $\mathrm{O}=$ Output, $\mathrm{S}=$ Supply)

| PIN | NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | SMBCLK | I | SMBus serial clock input |
| 2 | SMBDAT | I/O | SMBus serial data input and output |
| 3 | FPWM | 1 | Connect a capacitor between FPWM and GND to set the DPWM frequency. $\mathrm{FPWM}=5.4 \mu / \mathrm{C}_{\text {FPWM }}$ If SMBus PWM or DPST mode is used, connect C $_{\text {FPWM }}$ to GND to set the dimming frequency. Also, connect $\mathrm{C}_{\text {PWMO }}$ between $\mathrm{V}_{\text {PWMO }}$ and GND pins for DPST operation. If DC-to-PWM mode is used, connect $\mathrm{C}_{\text {FPWM }}$ to set the dimming frequency and apply a 0.21 V to 1.21 V at $\mathrm{V}_{\mathrm{PW}}$. |
| 4 | PWMO | I/O | PWMI buffered output. If one connects a capacitor between PWMO and GND, it forms a low pass filter with an internal $40 \mathrm{k} \Omega$ resistor, which filters the PWMI signal for DPST operation when Reg $0 \times 01=0 \times 01$. If one applies a 0.2 V to 1.2 V DC input voltage, the output will be PWM with duty cycle proportional to the DC input. |
| 5 | GND | S | Analog GND and LED power return |
| 6 | PWMI/EN | I | Dual Functions: Enable pin and PWM brightness control pin or DPST control input. DO NOT let PWMI/EN floating. The device needs 4 ms for initial power-up Enable, then this pin can be applied with a PWM signal with off-time no longer than 28 ms . |
| 7 | IIN7 | 1 | Input 7 to current source, FB, and monitoring |
| 8 | IIN6 | 1 | Input 6 to current source, FB, and monitoring |
| 9 | IIN5 | I | Input 5 to current source, FB, and monitoring |
| 10 | IIN4 | 1 | Input 4 to current source, FB, and monitoring |
| 11 | RSET | I | Resistor connection for setting LED current, (see Equation 1 for calculating the $\mathrm{I}_{\text {LEDmax }}$ ) |
| 12 | IIN3 | 1 | Input 3 to current source, FB, and monitoring |
| 13 | IIN2 | I | Input 2 to current source, FB, and monitoring |
| 14 | IIN1 | I | Input 1 to current source, FB, and monitoring |
| 15 | IINO | I | Input 0 to current source, FB, and monitoring |
| 16 | OVP | I | Overvoltage protection input |
| 17, 18 | PGND | S | Power ground (LX Power return) |
| 19, 20 | LX | 1 | Input to boost switch |
| 21 | FAULT | O | Fault disconnect switch |

Pin Descriptions ${ }^{(I=\text { Input, } \mathrm{O}=\text { Output, } \mathrm{S}=\text { Supply })(\text { Continued }) ~}$

| PIN | NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| 22 | COMP | O | Boost compensation pin |
| 23 | VIN | S | Input voltage for the device and LED power |
| 24 | VDC | S | De-couple capacitor for internally generated supply rail. If $2.7 \mathrm{~V}<\mathrm{VBL}+<5.5 \mathrm{~V}$, apply VDC directly with <br> a supply voltage of 2.7 V to 5.5 V |

## Theory of Operation

## PWM Boost Converter

The current mode PWM boost converter produces the minimal voltage needed to enable the LED stack with the highest forward voltage drop to run at the programmed current. The ISL97635 employs current mode control boost architecture that has a fast current sense loop and a slow voltage feedback loop. Such architecture achieves a fast transient response that is essential for the notebook backlight application where the power can be a series of drained batteries or instantly change to an AC/DC adapter without rendering a noticable visual nuisance. The number of LEDs that can be driven by ISL97635 depends on the type of LED chosen in the application. The ISL97635 is capable of boosting up to 34.5 V and typically driving 9 LEDs in series for each of the 8 channels, enabling a total of 72 pieces of the $3.5 \mathrm{~V} / 30 \mathrm{~mA}$ type of LEDs.

## Enable and PWMI

The EN/PWMI pin serves dual purposes; it is used as an Enable signal and can be used as a PWM input signal for dimming. If a PWM signal is applied to this pin, the first pulse of minimum $40 \mu \mathrm{~s}$ will be used as an Enable signal. If there is no signal for longer than 28ms, the device will enter shutdown. The EN/PWMI pin cannot be floating thus a $10 \mathrm{k} \Omega$ pull-down resistor may need to be added.

## Current Matching and Current Accuracy

Each channel of the LED current is regulated by the current source circuit, as shown in Figure 17.

The LED peak current is set by translating the $\mathrm{R}_{\text {SET }}$ current to the output with a scaling factor of $733 / \mathrm{R}_{\mathrm{SET}}$. The source terminals of the current source MOSFETs are designed as 100 mV to minimize the power loss. The sources of errors of the channel-to-channel current matching come from the op amp's offset, internal layout, reference, and current source resistors. These parameters are optimized for current matching and absolute current accuracy. On the other hand, the absolute accuracy is additionally determined by the external $\mathrm{R}_{\mathrm{SET}}$, and therefore, additional tolerance will be contributed by the current setting resistor. A 1\% tolerance resistor is therefore recommended.


FIGURE 17. SIMPLIFIED CURRENT SOURCE CIRCUIT

## Dynamic Headroom Control

The ISL97635 features a proprietary Dynamic Headroom Control circuit that detects the highest forward voltage string or effectively the lowest voltage from any of the IIN pins. When this lowest $\mathrm{I}_{\mathbb{N}}$ voltage is lower than the short circuit threshold, $\mathrm{V}_{\mathrm{SC}}$, such voltage will be used as the feedback signal for the boost regulator. The boost makes the output to the correct level such that the lowest IIN pin is at the target headroom voltage. Since all LED stacks are connected to the same output voltage, the other IIN pins will have a higher voltage, but the regulated current source circuit on each channel will ensure that each channel has the same programmed current. The output voltage will regulate cycle-by-cycle and is always referenced to the highest forward voltage string in the architecture.

## Dimming Controls

The ISL97635 allows two ways of controlling the LED current, and therefore, the brightness. They are:

1. DC current adjustment
2. PWM chopping of the LED current defined in Step 1.

There are various ways to achieve DC or PWM current control, which will be described in the following.

## MAXIMUM DC CURRENT SETTING

The initial brightness should be set by choosing an appropriate value for $\mathrm{R}_{\mathrm{SET}}$. This should be chosen to fix the maximum possible LED current, as shown in Equation 1:
$I_{\text {LEDmax }}=\frac{733}{R_{\text {SET }}}$
(EQ. 1)

## DC CURRENT ADJUSTMENT

Once $R_{\text {SET }}$ is fixed, the LED DC current can be adjusted through Register 0x07 (BRTDC), as shown in Equation 2:
$\mathrm{I}_{\mathrm{LED}}=2.87 \times \mathrm{BRTDC} / \mathrm{R}_{\mathrm{SET}}$

BRTDC can be programmed from 0 to 255 in decimal and defaults to 255 (0xFF). If left at the default value, LED current will be fixed at I LEDmax. BRTDC can be adjusted dynamically on the fly during operation. BRTDC $=0$ disconnects all channels and $\mathrm{I}_{\text {LED }}$ is guaranteed to be $<10 \mu \mathrm{~A}$ at this state.

For example, if the maximum required LED current (ILEDmax) is 20 mA , rearranging Equation 1 yields Equation 3:
$\mathrm{R}_{\mathrm{SET}}=733 / 0.02=36.6 \mathrm{k} \Omega$
If BRTDC is set to 200 then:
$I_{\text {LED }}=2.87 \bullet 200 / 36600=15.4 \mathrm{~mA}$

## PWM CONTROL

The ISL97635 provides four different PWM dimming methods, as described in the following. Each of these methods results in PWM chopping of the current in the LEDs for all 8 channels to provide an average LED current. During the On periods, the LED current will be defined by the value of $\mathrm{R}_{\text {SET }}$ and BRTDC, as described in Equations 1 and 2. The source of the PWM signal can be described as follows:

1. Internally generated 256 step duty cycle programmed through the SMBus.
2. External signal from PWMI.
3. DPST mode. Internally generated signal with a duty cycle defined by the product of the external PWMI and SMBus programmed PWM at the internal setting frequency.

## 4. DC-to-PWM control.

The default PWM dimming is in DPST mode. In all four methods, the average LED current of each channel is controlled by $\mathrm{I}_{\text {LED }}$ and the PWM duty cycle in percent, as shown in Equation 5:
$I_{\text {LED (ave) }}=I_{\text {LED }} \times P W M$

## Method 1 (Internal Mode, SMBus controlled PWM)

The average LED current of each channel is controlled by the internally generated PWM signal, as shown in Equation 6:
$\mathrm{I}_{\mathrm{LED}(\text { ave })}=\mathrm{I}_{\mathrm{LED}} \times(\mathrm{BRT} / 255)$
where BRT is the PWM brightness level programmed in the Register 0x00. BRT ranges from 0 to 255 in decimal and defaults to 255 (0xFF). BRT $=0$ disconnects all channels and $\mathrm{I}_{\text {LED }}$ is guaranteed to be $<10 \mu \mathrm{~A}$ in this state.
To use only the SMBus controlled PWM brightness control, users need to set Register0x01 to 0x05 with EN/PWMI in logic high.

The SMBus controlled PWM frequency is adjusted by a capacitor at the FPWM pin, which will be described in "PWM Dimming Frequency Adjustment" on page 13.

## Method 2 (External Mode)

The average LED current of each channel can also be controlled by an external PWMI signal, as shown in Equation 7:
$\mathrm{I}_{\text {LED (ave) }}=\mathrm{I}_{\text {LED }} \times$ PWMI
The PWM dimming frequency can be for example 20 kHz but there are a minimum on and off time requirements such that the dimming will be in the range of $10 \%$ to $99.5 \%$. If the dimming frequency is below 5 kHz , the dimming range can be $1 \%$ to $99.5 \%$. The PWM dimming off time cannot be longer than 28 ms or else the driver will enter shutdown.
To use PWMI only brightness control, users need to set Register 0x01 to 0x03.

## Method 3 (DPST Mode)

The average LED current of each channel can also be controlled by the product of the SMBus controlled PWM and the external PWMI signals as:
$I_{\text {LED(ave) }}=I_{\text {LED }} \times$ PPWM ${ }_{\text {DPST }}$
Where:

$$
\begin{equation*}
\mathrm{PWM}_{\mathrm{DPST}}=\mathrm{BRT} / 255 \times \mathrm{PWMI} \tag{EQ.9}
\end{equation*}
$$

Therefore:
$\mathrm{I}_{\mathrm{LED}(\text { ave })}=\mathrm{I}_{\mathrm{LED}} \times \mathrm{BRT} / 255 \times \mathrm{PWMI}$
Where BRT is the value held in Register 0x00 (default setting 0xFF) controlled by SMBus and PWMI is the duty cycle of the incoming PWMI signal. In this way, the users can change the PWM current in ratiometric manner to achieve DPST compliance backlight dimming.
To use the DPST mode, users need to set Register 0x01 to $0 \times 01$ with external PWM signal.
The DPST mode PWM frequency is adjusted by a capacitor at the FPWM pin. A $\mathrm{C}_{\text {PWMo }}$ capacitor, is also needed in the

PWMO pin for DPST mode operation which will be described in "PWM Dimming Frequency Adjustment" on page 13.

For example, if the SMBus controlled PWM duty is $80 \%$ dimming at 200 Hz (see C FPWM Equation 12) and the external PWMI duty cycle is $60 \%$ dimming at 1 kHz , the resultant PWM duty cycle is $48 \%$ dimming at 200 Hz .

## Method 4 (Analog Mode, DC-to-PWM Mode)

By overdriving the PWMO pin with a DC voltage between 0.21 V and 1.21 V , the average LED current of each channel is controlled by the internally generated PWM signal, as shown in Equation 11:
$\mathrm{I}_{\mathrm{LED}(\text { ave })}=\mathrm{I}_{\mathrm{LED}} \times \mathrm{BRT} / 255 \times(1-(\mathrm{V}(\mathrm{PWMO})-0.21))$
Where BRT is the value held in Register 0x00 (default setting 0xFF). The PWMO pin is internally driven to 0.21 V via a $40 \mathrm{k} \Omega$ resistor when the EN/PWMI pin is in logic high, any overdrive circuit will need to be able to drive up to $40 \mu \mathrm{~A}$ in order to overcome this.

The DC-to-PWM controlled PWM frequency is adjusted by a capacitor at the FPWM pin, which will be described in "PWM Dimming Frequency Adjustment" on page 13.

For example, if PWMO is applied with a DC voltage $\geq 1.21 \mathrm{~V}$, the output will be zero. On the other hand, if the PWMO is applied with a DC voltage $\leq 0.21 \mathrm{~V}$, the PWM duty cycle will be at its maximum. If the PWMO pin is applied with a DC voltage of 0.31 V , the PWM duty cycle will be at $90 \%$ at 200 Hz if $\mathrm{C}_{\text {FPWM }}=27 \mathrm{nF}$.

## PWM Dimming Frequency Adjustment

## (Applicable to SMBus controlled PWM, DPST, and DC-to-PWM Modes)

Except for the external PWM dimming mode where the frequency follows the external signals, the dimming frequencies of the other modes are set by an external capacitor C $_{\text {FPWM }}$ at the FPWM pin, as shown in Equation 12:
$C_{\text {FPWM }}=5.4 \mu \mathrm{~F} / \mathrm{FPWM}$
where FPWM is the desirable PWM dimming frequency. For example, if $\mathrm{FPWM}=200 \mathrm{~Hz}, \mathrm{C}_{\mathrm{FPWM}}=5.4 \mu \mathrm{~F} / 200=27 \mathrm{nF}$

The PWM dimming frequency can be for example 20 kHz but there are a minimum on and off time requirements such that the dimming will be in the range of $10 \%$ to $99.5 \%$. If the dimming frequency is below 5 kHz , the dimming range can be $1 \%$ to $99.5 \%$.

In the DPST and DC-to-PWM modes, a $\mathrm{C}_{\text {PWMO }}$ capacitor is also needed. An internal $40 \mathrm{k} \Omega$ and an external $\mathrm{C}_{\text {PWMO }}$ at the PWMO pin form a low pass network to filter the PWMI to an averaged DC. As a result, the time constant of the $40 \mathrm{k} \Omega$ and
$\mathrm{C}_{\text {PWMO }}$ should be significantly larger than the external PWMI period, $t$, such that Equation 13 will show:

$$
\begin{equation*}
40 \mathrm{k} \Omega \times \mathrm{C}_{\mathrm{PWMO}}>\mathrm{t} \tag{EQ.13}
\end{equation*}
$$

For example, if $\mathrm{F}_{\mathrm{PWM}}$ is 200 Hz and an external PWMI is 1 kHz and above, a $220 \mathrm{nF} \mathrm{C}_{\text {PWMO }}$ can be chosen that allows the external PWMI signal to be filtered as an averaged DC. Also, the F $_{\text {PWM }}$ frequency in the DPST mode should be limited between 100 Hz to 2 kHz and at least five times smaller than the external PWMI frequency when DPST mode is used.

## Switching Frequency

An internal clock of 1.2 MHz is used for the boost regulator control of the LX pin in default. There are 2 levels of switching frequencies: 600 kHz or 1.2 MHz . Each can be programmed in the Configuration Register 0x08 bit 2. The default switching frequency is at 1.2 MHz .

## 5V Low Dropout Regulator

A 5.2V LDO regulator is present at the VDC pin to develop the necessary low voltage supply, which is used by the chips internal control circuitry. Because VDC is an LDO pin, it requires a bypass capacitor of $1 \mu \mathrm{~F}$ or more for the regulation. For applications with an input voltage $\leq 5.5 \mathrm{~V}, \mathrm{VIN}$ and VDC pins can be connected together. Low input voltage also allows only lower output voltage applications only with the maximum boost ratio defined in "Components Selections" on page 24. The VDC pin can be used as a coarse reference with a few mA sourcing capability.

## In-rush Control and Soft-start

The ISL97635 has separately built-in independent inrush control and soft-start functions. The inrush control function is built around the short circuit protection FET, and is only available in applications, which include this device. At start-up, the fault protection FET is turned on slowly due to a $30 \mu \mathrm{~A}$ pull-down current output from the FAULT pin. This discharges the fault FET's gate-source capacitance, turning on the FET in a controlled fashion. As this happens, the output capacitor is charged slowly through the weakly turned on FET before it becomes fully enhanced. This results in a low in-rush current. This current can be further reduced by adding a capacitor (in the 1 nF to 5 nF range) across the gate-source terminals of the FET.

Once the chip detects that the fault protection FET is turned on hard, it is assumed that in-rush has completed. At this point, the boost regulator will begin to switch and the current in the inductor will ramp-up. The current in the boost power switch is monitored and the switching is terminated in any cycle where the current exceeds the current limit. The ISL97635 includes a soft-start feature where this current limit starts at a low value $(375 \mathrm{~mA})$. This is stepped up to the final 3A current limit in 7 further steps of 375 mA . These steps will happen over a 1 ms total time, such that after 1 ms , the final limit will be reached. This allows the output capacitor to be
charged to the required value at a low current limit and prevents high input current for systems that have only a low to medium output current requirement.

For systems with no master fault protection FET, the inrush current will flow towards C OUT when VIN is applied and it is determined by the ramp rate of VIN and the values of $\mathrm{C}_{\text {OUT }}$ and L .

## Fault Protection and Monitoring

The ISL97635 features extensive protection functions to cover all the perceivable failure conditions. The failure mode of a LED can be either open circuit or as a short. The behavior of an open circuited LED can additionally take the form of either infinite resistance or, for some LEDs, a zener diode, which is integrated into the device in parallel with the now opened LED.
For basic LEDs (which do not have built-in zener diodes), an open circuit failure of an LED will only result in the loss of one channel of LEDs without affecting other channels. Similarly, a short circuit condition on a channel that results in that channel being turned off does not affect other channels unless a similar fault is occurring. All LED faults are reported via the SMBus interface to Register 0x02 (Fault/Status register). The controller is able to determine which channels have failed via Register 0x09 (Output Masking register). The controller can also choose to use Register 0x09 to disable faulty channels at start-up, resulting in only further faulty channels being reported by Register 0x02.

Due to the lag in boost response to any load change at its output, certain transient events (such as LED current steps or significant step changes in LED duty cycle) can transiently look like LED fault modes. The ISL97635 uses feedback from the LEDs to determine when it is in a stable operating region and prevents apparent faults during these transient events from allowing any of the LED stacks to fault out. See Table 1 for more details.

A fault condition that results in an input current that exceeds the devices electrical limits will result in a shutdown of all output channels. The control device logic will remain functional such that the Fault/Status Register can be interrogated by the system. The root cause of the failure will be loaded to the volatile Fault/Status Register so that the host processor can interrogate the data for failure monitoring.

## Short Circuit Protection (SCP)

The short circuit detection circuit monitors the voltage on each channel and disables faulty channels which are detected above the programmed short circuit threshold. There are two selectable levels of short circuit threshold ( 3.1 V and 8.0 V ) that can be programmed through the Configuration Register 0x08 bit 0 . When an LED becomes shorted, the action taken is described in Table 1. The default
short circuit threshold is 8 V . The detection of this failure mode can be disabled via Register $0 \times 08$ bit 1 if required.

## Open Circuit Protection (OCP)

When one of the LEDs becomes open circuit, it can behave as either an infinite resistance or a gradually increasing finite resistance. The ISL97635 monitors the current in each channel such that any string which reaches at least $75 \%$ of the intended output current is considered "good". Should the current subsequently fall below $50 \%$ of the target, the channel will be considered an "open circuit". Furthermore, should the boost output of the ISL97635 reach the OVP limit or should the lower over-temperature threshold be reached, all channels which are not "good" will immediately be considered as "open circuit". Detection of an "open circuit" channel will result in a time-out before disabling of the affected channel. This time-out is sped up when the device is above the lower over-temperature threshold in an attempt to prevent the upper over-temperature trip point from being reached.

Some users employ some special types of LEDs that have zener diode structure in parallel with the LED for ESD enhancement, thus enabling open circuit operation. When this type of LED goes open circuit, the effect is as if the LED forward voltage has increased, but no lighting. Any affected string will not be disabled, unless the failure results in the boost OVP limit being reached, allowing all other LEDs in the string to remain functional. Care should be taken in this case that the boost OVP limit and SCP limit are set properly, so as to make sure that multiple failures on one string do not cause all other good channels to be faulted out. This is due to the increased forward voltage of the faulty channel making all other channel look as if they have LED shorts. See Table 1 for details for responses to fault conditions.

## Overvoltage Protection (OVP)

The integrated OVP circuit monitors the output voltage and keeps the voltage at a safe level. The OVP threshold is set as Equation 14:

$$
\begin{equation*}
\mathrm{OVP}=1.21 \mathrm{~V} \times\left(\mathrm{R}_{\text {UPPER }}+\mathrm{R}_{\text {LOWER }}\right) / R_{\text {LOWER }} \tag{EQ.14}
\end{equation*}
$$

These resistors should be large to minimize the power loss. For example, a $1 \mathrm{M} \Omega \mathrm{R}_{\text {UPPER }}$ and $39 \mathrm{k} \Omega \mathrm{R}_{\text {LOWER }}$ sets OVP to 32.2 V . Large OVP resistors also allow $\mathrm{C}_{\text {OUT }}$ discharges slowly during the PWM Off-time.

## Undervoltage Lockout

If the input voltage falls below the UVLO level of 2.45 V , the device will stop switching and be reset. Operation will restart when the voltage comes back into the operating range.

## Input Overcurrent Protection

During normal switching operation, the current through the internal boost power FET is monitored. If the current exceeds the current limit, the internal switch will be turned
off. This monitoring happens on a cycle by cycle basis in a self protecting way.

Additionally, the ISL97635 monitors the voltage at the LX and OVP pins. At start-up, a fixed current is injected out of the LX pins and into the output capacitor. The device will not start-up unless the voltage at LX exceeds 1.2V. Furthermore, should the voltage at LX not rise above this threshold during any subsequent period where the power FET is not switched on, it will immediately disable the input protection FET. The OVP pin is also monitored such that if it rises above and subsequently falls below $20 \%$ of the target OVP level, the input protection FET will also be switched off.

## Over-Temperature Protection (OTP)

The ISL97635 includes two over-temperature thresholds. The lower threshold is set to $+130^{\circ} \mathrm{C}$. When this threshold is reached, any channel which is outputting current at a level significantly below the regulation target will be treated as "open circuit" and disabled after a time-out period. This time-out period is also reduced to $800 \mu$ s when it is above the lower threshold. The intention of the lower threshold is to allow bad channels to be isolated and disabled before they cause enough power dissipation (as a result of other channels having large voltages across them) to hit the upper temperature threshold.

The upper threshold is set to $+150^{\circ} \mathrm{C}$. Each time this is reached, the boost will stop switching and the output current sources will be switched off. Once the device has cooled to approximately $+100^{\circ} \mathrm{C}$, the device will restart with the DC LED current level reduced to $77 \%$ of the initial setting. If the dissipation problem persists, subsequent hitting of the limit will cause identical behavior, with the current reduced in steps to $53 \%$ and finally $30 \%$. Hitting of the upper threshold will also set the thermal fault bit of the Fault/Status register $0 \times 02$. Unless disabled via the EN pin, the device stays in an active state throughout, allows the external processor to interrogate the fault condition.

For the extensive fault protection conditions, please refer to Figure 18 and Table 1 for details.


FIGURE 18. SIMPLIFIED FAULT PROTECTIONS

TABLE 1. PROTECTIONS TABLE

| CASE | FAILURE MODE | DETECTION MODE | FAILED CHANNEL ACTION | GOOD CHANNELS ACTION | VOUT REGULATED BY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CHO Short Circuit | Upper <br> Over-Temperature <br> Protection limit (OTP) <br> not triggered and VIINO < VSC | CHO ON and burns power | CH1 through CH7 Normal | Highest VF of CH1 through CH7 |
| 2 | CH0 Short Circuit | Upper OTP triggered but VINO < VSC | CHO goes off until chip cooled and then comes back on with current reduced to $76 \%$. Further OTP triggers result in reduction to $53 \%$, then $30 \%$. Thermal event reported in Fault/Status Register. | Same as CHO | Highest VF of CH 1 through CH 7 |
| 3 | CH0 Short Circuit | Upper OTP not triggered but VIINO > VSC | CHO doubled after 6 ms time-out. Time-out reduced to $420 \mu$ s if above lower OTP limit | CH 1 through CH7 Normal | Highest VF of CH1 through CH7 |
| 4 | CHO Open Circuit with infinite resistance | Upper OTP not triggered and VIINO < VSC | $\mathrm{V}_{\text {OUT }}$ will ramp to OVP. CH0 will time-out after 6 ms ( $800 \mu \mathrm{~s}$ if above lower OTP limit) and switch off. $\mathrm{V}_{\text {Out }}$ will drop to normal level. | CH1 through CH7 Normal | Highest VF of CH1 through CH7 |
| 5 | CHO LED Open Circuit but has paralleled Zener | Upper OTP not triggered and VIINO < VSC | CHO remains ON and has highest VF , thus $\mathrm{V}_{\text {OUT }}$ increases | CH1 through CH7 ON, Q1 through Q7 burn power | VF of CHO |
| 6 | CHO LED Open Circuit but has paralleled Zener | Upper OTP triggered but VIINO < VSC | CHO goes off until chip cooled and then comes back on with current reduced to $76 \%$. Further OTP triggers result in reduction to $53 \%$, then $30 \%$. Thermal event reported in Fault/Status Register. | Same as CH0 | VF of CHO |
| 7 | CHO LED Open Circuit but has paralleled Zener | Upper OTP not triggered but VIINO > VSC | CHO OFF | CH1 through CH7 Normal | Highest VF of CH1 through CH7 |
|  |  | Upper OTP not triggered but VIINx > VSC | CHO remains ON and has highest VF, thus $\mathrm{V}_{\text {OUT }}$ increases. | $\mathrm{V}_{\text {OUT }}$ increases then $\mathrm{CH}-\mathrm{X}$ switches OFF. This is an unwanted shut off and can be prevented by setting OVP and/or VSC at an appropriate level. | VF of CHO |
| 8 | Channel-to-Channel $\Delta \mathrm{VF}$ too high | Lower OTP triggered but VIINx < VSC | Any channel at below $50 \%$ of the target current will fault out after 400 $\mu \mathrm{s}$. <br> Remaining channels driven with normal current. |  | Highest VF of CH0 through CH7 |
| 9 | Channel-to-Channel $\Delta \mathrm{VF}$ too high | Upper OTP triggered but VIINx < VSC | All channels switched off until chip cooled and then comes back on with current reduced to $76 \%$. Further OTP triggers result in reduction to $53 \%$, then $30 \%$. Thermal event reported in Fault/Status Register. |  | Highest VF of CH0 through CH7 |
| 10 | Output LED stack voltage too high | VOUT > VOVP | Driven with normal current. Any channel that is below $50 \%$ of the target current will time-out after 6 ms . |  | Highest VF of CH0 through CH7 |
| 11 | VOUT/LX shorted to GND | LX current and timing are monitored. <br> OVP pin monitored for excursions below $20 \%$ of OVP threshold | Fault switch disabled and system shutdown until fault goes away, $\mathrm{V}_{\text {OUT }}$ is checked at start-up with a low current from LX to check for presence of short before the fault switch is enabled. |  |  |



NOTES:
SMBus Description
$S=$ Start condition
$P=$ Stop condition
$A=$ Acknowledge
$\bar{A}=$ Not acknowledge
$R / \bar{W}=$ Read enable at high; write enable at low

FIGURE 19. SMBUS INTERFACE

| 1 | $\mathbf{7}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{8}$ | $\mathbf{1}$ | $\mathbf{8}$ | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | SLAVE ADDRESS | $\bar{W}$ | A | COMMAND CODE | A | DATA BYTE | A | P |

Master to Slave

Slave to Master

FIGURE 20. WRITE BYTE PROTOCOL


## Master to Slave

Slave to Master

FIGURE 21. READ BYTE PROTOCOL

## Write Byte

The Write Byte protocol is only three bytes long. The first byte starts with the slave address followed by the "command code," which translates to the "register index" being written. The third byte contains the data byte that must be written into the register selected by the "command code". A shaded label is used on cycles during which the slaved backlight controller "owns" or "drives" the Data line. All other cycles are driven by the "host master."

## Read Byte

As shown in the Figure 21, the four byte long Read Byte protocol starts out with the slave address followed by the "command code" which translates to the "register index." Subsequently, the bus direction turns around with the re-broadcast of the slave address with bit 0 indicating a read ("R") cycle. The fourth byte contains the data being returned by the backlight controller. That byte value in the data byte reflects the value of the register being queried at the "command code" index. Note the bus directions, which are highlighted by the shaded label that is used on cycles during which the slaved backlight controller "owns" or "drives" the Data line. All other cycles are driven by the "host master."

## Slave Device Address

The slave address contains 7 MSB plus one LSB as R/W bit, but these 8 bits are usually called Slave Aaddress bytes. As shown in Figure 22, the high nibble of the Slave Address byte is $0 \times 5$ or 0101b to denote the "backlight controller class." Bit 3 in the lower nibble of the Slave Address byte is 1 . Bit 0 is always the R/W bit, as specified by the SMBus protocol. Note: In this document, the device address will always be expressed as a full 8-bit address instead of the shorter 7-bit address typically used in other backlight controller specifications to avoid
confusion. Therefore, if the device is in the write mode where bit 0 is 0 , the slave address byte is $0 \times 58$ or 01011000 b . If the device is in the read mode where bit 0 is 1 , the slave address byte is $0 \times 59$ or 01011001 b .

The backlight controller may sense the state of the pins at POR or during normal operation-the pins will not change state while the device is in operation.


FIGURE 22. SLAVE ADDRESS BYTE DEFINITION

## SMBus Register Definitions

The backlight controller registers are Byte wide and accessible via the SMBus Read/Write Byte protocols. Their bit assignments are provided in the following sections with reserved bits containing a default value of " 0 ".
table 2A. REGISTER LISting

| ADDRESS | REGISTER | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | DEFAULT VALUE | SMBUS PROTOCOL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | PWM <br> Brightness Control Register | BRT7 | BRT6 | BRT5 | BRT4 | BRT3 | BRT2 | BRT1 | BRT0 | 0xFF | Read and Write |
| $0 \times 01$ | Device Control Register | Reserved | Reserved | Reserved | Reserved | Reserved | PWM_MD | PWM_SEL | BL_CTL | $0 \times 00$ | Read and Write |
| $0 \times 02$ | Fault/Status Register | Reserved | Reserved | 2_CH_SD | 1_CH_SD | BL_STAT | OV_CURR | THRM_SHDN | FAULT | $0 \times 00$ | Read Only |
| $0 \times 03$ | Identification Register | $\begin{aligned} & \text { LED } \\ & \text { PANEL } \end{aligned}$ | MFG3 | MFG2 | MFG1 | MFG0 | REV2 | REV1 | REVO | 0xC8 | Read Only |
| $0 \times 07$ | DC Brightness Control Register | BRTDC7 | BRTDC6 | BRTDC5 | BRTDC4 | BRTDC3 | BRTDC2 | BRTDC1 | BRTDC0 | 0xFF | Read and Write |
| $0 \times 08$ | Configuration Register | Reserved | Reserved | Reserved | Reserved | Reserved | FSW | VSC1 | VSCO | 0xXF | Read and Write |
| $0 \times 09$ | Output Channel Register | CH7 | CH6 | CH5 | CH4 | CH3 | CH2 | CH1 | CHO | 0xFF | Read and Write |

TABLE 2B. DATA BIT DESCRIPTIONS


## PWM Brightness Control Register (0x00)

The Brightness control resolution has 256 steps of PWM duty cycle adjustment. The bit assignment is shown in Figure 23. All of the bits in this Brightness Control Register can be read or write. Step 0 corresponds to the minimum step where the current is less than $10 \mu \mathrm{~A}$. Steps 1 to 255 represent the linear steps between $0.39 \%$ and $100 \%$ duty cycle with approximately $0.39 \%$ duty cycle adjustment per step.

- An SMBus Write Byte cycle to Register 0x00 sets the PWM brightness level only if the backlight controller is in SMBus mode (see Table 3 Operating Modes selected by Device Control Register Bits 1 and 2).
- An SMBus Read Byte cycle to Register 0x00 returns the programmed PWM brightness level, regardless of the value of PWM_SEL.
- An SMBus setting of 0xFF for Register 0x00 sets the backlight controller to the maximum brightness.
- An SMBus setting of $0 \times 00$ for Register $0 \times 00$ sets the backlight controller to the minimum brightness output in which the LED current is guaranteed to be less than $10 \mu \mathrm{~A}$.
- Default value for Register $0 \times 00$ is $0 \times F F$.


## Device Control Register (0x01)

This register has 2 bits that control the operating mode of the backlight controller and a single bit that controls the BL ON/OFF state. The remaining bits are reserved. The bit assignment is shown in Figure 24. All other bits in the Device Control Register will read as low unless otherwise written. Bits 7 and 6 are not implemented and will always read low.

TABLE 3. OPERATING MODES SELECTED BY DEVICE CONTROL REGISTER BITS 1 AND 2

| PWM_MD | PWM_SEL | MODE |
| :---: | :---: | :--- |
| X | 1 | PWMI Mode |
| 1 | 0 | SMBus Mode |
| 0 | 0 | SMBus and PWMI Mode with DPST |

The PWM_SEL bit determines whether the SMBus or PWMI input should drive the output brightness in terms of PWM dimming. When PWM_SEL bit is 1 , the PWMI drives the output brightness regardless of what the PWM_MD is.
When the PWM_SEL bit is 0 , the $\operatorname{PWM\_ MD~bit~selects~the~}$ manner in which the PWM dimming is to be interpreted; when this bit is 1 , the PWM dimming is based on the SMBus brightness setting. When this bit is 0 , the PWM dimming reflects a percentage change in the current brightness programmed in the SMBus Register 0x00, i.e. DPST (Display Power Saving Technology) mode, as shown in Equation 15:

DPST Brightness $=\mathrm{Cbt} \times \mathrm{PWMI}$
Where:
Cbt = Current brightness setting from SMBus Register 0x00 without influence from the PWMI

PWMI = is the percent duty cycle of the PWMI
For example, the Cbt = 50\% duty cycle programmed in the SMBus Register 0x00 and the PWM frequency is tuned to be 200 Hz with an appropriate capacitor at the FPWM pin. On the other hand, PWMI is fed with a $1 \mathrm{kHz} 30 \%$ high PWM signal. When PWM_SEL $=0$ and PWM_MD $=0$, the device is in DPST operation where DPST brightness $=15 \%$ PWM dimming at 200 Hz .

- All reserved bits return a "0" when read.
- All reserved bits have no functional effect when written.
- All defined control bits return their current, latched value when read.
- A value of 1 written to BL_CTL turns on the BL in $4 m s$ or less after the write cycle completes. The BL is deemed to be on when Bit 3 BL_STAT of Register 0x02 is 1 and Register $0 \times 09$ is not 0 . See Figures 23 and 24.
- A value of 0 written to BL_CTL immediately turns off the BL. The BL is deemed to be off when Bit 3 BL_STAT of Register $0 \times 02$ is 0 and Register $0 \times 09$ is 0 . See Figures 23 and 24 .
- **Note that the behavior of Register 0x00 (Brightness Control Register) is affected by certain combinations of the control bits, as shown in Table 3 "Operating Modes Selected by Device Control Register Bits 1 and 2."


| BRT7 | BRT6 | BRT5 | BRT4 | BRT3 | BRT2 | BRT1 | BRT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit $7(R / W)$ | Bit $6(R / W)$ | Bit $5(R / W)$ | Bit $4(R / W)$ | Bit $3(R / W)$ | Bit $2(R / W)$ | Bit $1(R / W)$ | Bit $0(R / W)$ |


| BIT ASSIGNMENT | BIT FIELD DEFINITIONS |
| :---: | :---: |
| BRT[7..0] | $=256$ steps of PWM brightness levels |

FIGURE 23. DESCRIPTIONS OF BRIGHTNESS CONTROL REGISTER

| REGISTER 0x01 | DEVICE CONTROL REGISTER |
| :---: | :---: |


| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | PWM_MD | PWM_SEL | BL_CTL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 (R/W) | Bit 6 (R/W) | Bit $5(\mathrm{R} / \mathrm{W})$ | Bit $4(\mathrm{R} / \mathrm{W})$ | Bit 3 (R/W) | Bit $2(\mathrm{R} / \mathrm{W})$ | Bit $1(\mathrm{R} / \mathrm{W})$ | Bit $0(\mathrm{R} / \mathrm{W})$ |


| BIT ASSIGNMENT | BIT FIELD DEFINITIONS |
| :---: | :--- |
| PWM_MD | $=$ PWM mode select bit $(1=$ absolute brightness, <br> $0=\%$ change $)$ default $=0$ |
| PWM_SEL | $=$ Brightness control select bit $(1=$ control by <br> PWMI, $0=$ control by SMBus $)$ default $=0$ |
| BL_CTL | $=$ BL On/Off $(1=$ On, $0=$ Off $)$ default $=0$ |

FIGURE 24. DESCRIPTIONS OF DEVICE CONTROL REGISTER

- When an SMBus mode is selected, Register 0x00 reflects the last value written to it. But, when any non-SMBus mode is selected, Register 0x00 reflects the current brightness value based on the current mode of operation, with the exception of SMBus mode with DPST, where PWM_MD $=0$ and PWM_SEL $=0$.
- When SMBus mode with DPST is selected, Register 0x00 reflects the last value written to it from SMBus.
- When a write to Register 0x01 (Device Control Register) causes the backlight controller to transition to an SMBus mode, the brightness of the BL does not change. On the other hand, when a write to Register 0x01causes the backlight controller to transition to a non-SMBus mode, the brightness of the BL changes as appropriate for the new mode.
- The default value for Register $0 \times 01$ is $0 \times 00$.


## Fault/Status Register (0x02)

This register has 6 status bits that allow monitoring of the backlight controller's operating state. Bit 0 is a logical "OR" of all fault codes to simplify error detection. Not all of the bits in this register are fault related (Bit 3 is a simple BL status indicator). The remaining bits are reserved and return a " 0 " when read and ignore the bit value when written. All of the bits in this register are read-only, with the exception of bit 0 , which can be cleared by writing to it.

- A Read Byte cycle to Register 0x02 indicates the current BL on/off status in BL_STAT ( 1 if the BL is on, 0 if the BL is off).
- A Read Byte cycles to Register 0x2 also returns FAULT as the logical OR of THRM_SHDN, OV_CURR, 2_CH_SD, and 1_CH_SD should these events occur.
- 1_CH_SD returns a 1 if one or more channels have faulted out.
- 2_CH_SD returns a 1 if two or more channels have faulted out.
- A fault will not be reported in the event that the BL is commanded on and then immediately off by the system.
- When FAULT is set to 1 , it will remain at 1 even if the signal which sets it goes away. FAULT will be cleared when the BL_CTL bit of the Device Control Register is toggled or when written low. At that time, if the fault condition is still present or reoccurs, FAULT will be set to 1 again. BL_STAT will not cause FAULT to be set.
- The controller will not indicate a fault if the VBL+ goes away, whether or not the LEDs were on at the time of the power loss. This can occur if there is some hang condition that causes the user to force the system off by holding the power button down for 4 s .
- The default value for Register $0 \times 02$ is $0 \times 00$.


## Identification Register (0x03)

The ID register contains 3-bit fields to denote the LED driver (always set to 1), manufacturer and the silicon revision of the controller IC. The bit field widths allow up to 16 vendors with up to 8 silicon revisions each. In order to keep the number of silicon revisions low, the revision field will not be updated unless the part will make it out to the user's factory. Thus, if during the engineering development process, 3 silicon spins were needed, the next available revision ID would be used for all 3 spins until that same ID made it to the factory. Except Bit 7, which has to be 1, all of the bits in this register are read-only.

- Vendor ID 9 represents Intersil Corporation.
- The default value for Register $0 \times 03$ is $0 \times C 8$.

The initial value of REV shall be 0 . Subsequent values of REV will increment by 1 .

| REGISTER 0x02 | FAULTISTATUS REGISTER |
| :--- | :--- |


| RESERVED | RESERVED | 2_CH_SD | 1_CH_SD | BL_STAT | OV_CURR | THRM_SHDN | FAULT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit $7(\mathrm{R})$ | Bit $6(\mathrm{R})$ | Bit $5(\mathrm{R})$ | Bit $4(\mathrm{R})$ | Bit $3(\mathrm{R})$ | Bit $2(\mathrm{R})$ | Bit $1(\mathrm{R})$ | Bit $0(\mathrm{R})$ |


| BIT | BIT ASSIGNMENT | BIT FIELD DEFINITIONS |
| :---: | :---: | :--- |
| Bit 5 | 2_CH_SD | $=$ Two LED output channels are shutdown $(1=$ shutdown, $0=$ OK) |
| Bit 4 | 1_CH_SD | $=$ One LED output channel is shutdown $(1=$ shutdown, $0=$ OK $)$ |
| Bit 3 | BL_STAT | $=$ BL Status ( $1=$ BL On, $0=$ BL Off) |
| Bit 2 | OV_CURR | $=$ Input Overcurrent ( $1=$ Overcurrent condition, $0=$ Current OK) |
| Bit 1 | THRM_SHDN | $=$ Thermal Shutdown ( $1=$ Thermal Fault, $0=$ Thermal OK) |
| Bit 0 | FAULT | $=$ Fault occurred (Logic "OR" of all of the fault conditions) |

FIGURE 25. DESCRIPTIONS OF FAULTISTATUS REGISTER


| BIT ASSIGNMENT | BIT FIELD DEFINITIONS |
| :---: | :--- |
| MFG[3..0] | = Manufacturer ID. See "Identification Register <br> (0x03)" on page 21. <br> data 0 to 8 in decimal correspond to other vendors <br> data 9 in decimal represents Intersil ID <br> data 10 to 14 in decimal are reserved <br> data 15 in decimal Manufacturer ID is not <br> implemented |
| REV[2..0] | = Silicon rev (Rev 0 through Rev 7 allowed for <br> silicon spins) |

FIGURE 26. DESCRIPTIONS OF ID REGISTER


FIGURE 27. DESCRIPTIONS OF DC BRIGHTNESS CONTROL REGISTER

## DC Brightness Control Register (0x07)

The DC Brightness Control Register 0x07 allows users to have additional dimming flexibility by:

1. Effectively achieving 16 bits of dimming control when DC dimming is combined with PWM dimming or,
2. Achieving visual or audio noise free 8 -bit DC dimming over potentially noisy PWM dimming.

The bit assignment is shown in Figure 27. All of the bits in this Register can be read or write. Steps 0 to 255 represent the linear steps of current adjustment in DC on the fly. It can also be considered as the peak current factory calibration feature to account for various LED production batch variations, but external EEPROM settings storing and restoring are required.

- An SMBus Write Byte cycle to Register 0x07 sets the brightness level in DC only.
- An SMBus Read Byte cycle to Register 0x07 returns the current DC brightness level.
- Default value for Register $0 \times 07$ is $0 \times F F$.


## Configuration Register (0x08)

The Configuration Register allows users to set 2 levels of channel Short-Circuit thresholds or disable it. It also allows
users to set the boost conversion switching frequency between 1.2 MHz and 600 kHz .

The bit assignment is shown in Figure 28. The default value for Register 0x08 is 0xFF

## Output Channel Mask/Fault Readout Register (0x09)

This register can be read or write; the bit position corresponds to the channel. For example, bit 0 corresponds to Ch0 and bit 6 corresponds to Ch6 and so on. Writing data to this register, it enables the channels of interest. When reading data from this register, any disabled channel and any faulted out channel will read as 0 . This allows the user to determine which channel is faulty and optionally not enabling it in order to allow the rest of the system to continue to function. Additionally, a faulted out channel can be disabled and re-enabled in order to allow a retry for any faulty channel without having to power-down the other channels.

The bit assignment is shown in Figure 29. The default for Register 0x09 is 0xFF.

| REGISTER 0x08 | CONFIGURATION REGISTER |
| :---: | :---: |


| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | FSW | VSC1 | VSC0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit $7(R / W)$ | Bit $6(R / W)$ | Bit $5(R / W)$ | Bit $4(R / W)$ | Bit $3(R / W)$ | Bit $2(R / W)$ | Bit $1(R / W)$ | Bit $0(R / W)$ |


| BIT ASSIGNMENT | BIT FIELD DEFINITIONS |
| :---: | :---: |
| VSC[1..0] | 2 levels of Short-Circuit Thresholds $(1=8 \mathrm{~V}, 0=3.1 \mathrm{~V}$, accuracy $\pm 15 \%)$ |
| FSW[2] | 2 levels of Switching Frequencies $(1=1,200 \mathrm{kHz}, 0=600 \mathrm{kHz})$ |

FIGURE 28. DESCRIPTIONS OF CONFIGURATION REGISTER


FIGURE 29. OUTPUT CHANNEL REGISTER

## Components Selections

According to the inductor Voltage-Second Balance principle, the change of inductor current during the switching regulator On-time is equal to the change of inductor current during the switching regulator Off-time. Since the voltage across an inductor is as shown in Equation 16:
$\mathrm{V}_{\mathrm{L}}=\mathrm{L} \times \Delta \mathrm{I}_{\mathrm{L}} / \Delta \mathrm{t}$
and $\Delta \mathrm{I}_{\mathrm{L}} @$ On = $\Delta \mathrm{I}_{\mathrm{L}} @$ Off, therefore:
$\left(V_{1}-0\right) / L \times D \times t_{S}=\left(V_{O}-V_{D}-V_{1}\right) / L \times(1-D) \times t_{S}$
where D is the switching duty cycle defined by the turn-on time over the switching period. $\mathrm{V}_{\mathrm{D}}$ is Schottky diode forward voltage that can be neglected for approximation.

Rearranging the terms without accounting for $\mathrm{V}_{\mathrm{D}}$ gives the boost ratio and duty cycle respectively as Equations 18 and 19 :
$\mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{I}}=1 /(1-\mathrm{D})$
$D=\left(V_{O}-V_{1}\right) / V_{O}$

## Input Capacitor

Switching regulators require input capacitors to deliver peak charging current and to reduce the impedance of the input supply. This reduces interaction between the regulator and input supply, thereby improving system stability. The high switching frequency of the loop causes almost all ripple current to flow in the input capacitor, which must be rated accordingly.
A capacitor with low internal series resistance should be chosen to minimize heating effects and improve system efficiency, such as X5R or X7R ceramic capacitors, which offer small size and a lower value of temperature and voltage coefficient compared to other ceramic capacitors.

In Boost mode, input current flows continuously into the inductor; AC ripple component is only proportional to the rate of the inductor charging, thus, smaller value input capacitors may be used. It is recommended that an input capacitor of at least $10 \mu \mathrm{~F}$ be used. Ensure the voltage rating of the input capacitor is suitable to handle the full supply range.

## Inductor

The selection of the inductor should be based on its maximum current ( $I_{\text {SAT }}$ ) characteristics, power dissipation (DCR), EMI susceptibility (shielded vs unshielded), and size. Inductor type and value influence many key parameters, including ripple current, current limit, efficiency, transient performance and stability.

The inductor's maximum current capability must be adequate enough to handle the peak current at the worst case condition. If an inductor core is chosen with too low a current rating, saturation in the core will cause the effective inductor value to fall, leading to an increase in peak to average current level, poor efficiency and overheating in the core. The series resistance, DCR, within the inductor causes conduction loss and heat dissipation. A shielded inductor is usually more suitable for EMI susceptible applications, such as LED backlighting.

The peak current can be derived from the voltage across the inductor during the Off-period, as expressed in Equation 20:
$\mathrm{IL}_{\text {peak }}=\left(\mathrm{V}_{\mathrm{O}} \times \mathrm{I}_{\mathrm{O}}\right) /\left(85 \% \times \mathrm{V}_{1}\right)+1 / 2\left[\mathrm{~V}_{\mathrm{I}} \times\left(\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{\mathrm{I}}\right) /\left(\mathrm{L} \times \mathrm{V}_{\mathrm{O}} \times \mathrm{f}_{\mathrm{SW}}\right)\right.$
(EQ. 20)
The choice of $85 \%$ is just an average term for the efficiency approximation. The first term is the average current, which is inversely proportional to the input voltage. The second term is the inductor current change, which is inversely proportional to $L$ and $f_{S W}$. As a result, for a given switching frequency and minimum input voltage on which the system operates, the inductor $\mathrm{I}_{\mathrm{SAT}}$ must be chosen carefully. At a given inductor size, usually the larger the inductance, the higher the series resistance because of the extra winding of the coil. Thus, the higher the inductance, the lower the peak current capability. The ISL97635 current limit should also have to be taken into account.

## Output Capacitors

The output capacitor acts to smooth the output voltage and supplies load current directly during the conduction phase of the power switch. Output ripple voltage consists of the discharge of the output capacitor for $\mathrm{I}_{\text {LPEAK }}$ during FET On and the voltage drop due to flowing through the ESR of the
output capacitor. The ripple voltage can be shown as Equation 21:
$\Delta \mathrm{V}_{\mathrm{CO}}=\left(\mathrm{I}_{\mathrm{O}} / \mathrm{C}_{\mathrm{O}} \times \mathrm{D} / \mathrm{f}_{\mathrm{S}}\right)+\left(\left(\mathrm{I}_{\mathrm{O}} \times \mathrm{ESR}\right)\right.$
The conservation of charge principle also brings up the fact that during the boost switch Off-period, the output capacitor is charged with the inductor ripple current minus a relatively small output current in boost topology. As a result, the user needs to select an output capacitor with low ESD and enough input ripple current capability.

## Output Ripple

$\Delta \mathrm{V}_{\mathrm{Co}}$, can be reduced by increasing Co or $\mathrm{f}_{\mathrm{SW}}$, or using small ESR capacitors. In general, ceramic capacitors are the best choice for output capacitors in small to medium sized LCD backlight applications due to their cost, form factor, and low ESR.

A larger output capacitor will also ease the driver response during PWM dimming Off-period due to the longer sample and hold effect of the output drooping. The driver does not need to boost harder in the next On-period that minimizes transient current. The output capacitor is also needed for compensation, and, in general $2 \times 4.7 \mu \mathrm{~F} / 50 \mathrm{~V}$ ceramic capacitors are suitable for notebook display backlight applications.

## Schottky Diode

A high speed rectifier diode is necessary to prevent excessive voltage overshoot, especially in the boost configuration. Low forward voltage and reverse leakage current will minimize losses, making Schottky diodes the preferred choice. Although the Schottky diode turns on only during the boost switch Off-period, it carries the same peak current as the inductor, and therefore, a suitable current rated Schottky diode must be used.

## Applications

## High Current Applications

Each channel of the ISL97635 can support up to 35mA. For applications that need higher current, multiple channels can be grouped to achieve the desirable current. For example, the cathode of the last LED can be connected to IINO to IIN2, this configuration can be treated as a single string with 105mA current driving capability.


FIGURE 30. GROUPING MULTIPLE CHANNELS FOR HIGH CURRENT APPLICATIONS


FIGURE 31. MULTIPLE DRIVERS OPERATION


FIGURE 32. 16-BIT DIMMING ILLUSTRATION

## Multiple Drivers Operation

For large LCD panels where more than 8 channels of LEDs are needed, multiple ISL97635s with each driver having its own supporting components can be controlled together with the common SMBus. While the ISL97635 does not have extra pins strappable slave address feature, separate EN signal can be applied to each driver for asynchronous operation. A trade-off of such scheme is that an exact faulty channel cannot be identified if the $\mathrm{PWMI} / E N$ signal is common to all drivers.

## 16-Bit Dimming

The SMBus controlled PWM and DC dimmings can be combined to effectively provide 16 bits of dimming capability, which can be valuable for automotive and avionics display applications. Figure 32 illustrates one programming example where 256 steps of PWM dimming can be programmed between each DC dimming steps, or vice versa.

## RGB LED Backlight or Scrolling Backlight Operation

The SMBus control features of PWM dimming, DC dimming, and random channels selection have offered many driving possibilities. For example, red, green, and blue LEDs can be arranged in Ch0 and Ch1, Ch2 and Ch3, Ch4 and Ch5 respectively such that each group can be controlled independently in sequential order for RGB or RGGB LED backlighting applications.

## Compensation

The ISL97635 has two main elements in the system; the Current Mode Boost Regulator and the op amp based multi-channel current sources. The ISL97635 incorporates a
transconductance amplifier in its feedback path to allow the user some levels of adjustment on the transient response, as well as better regulation. The ISL97635 uses current mode control architecture, which has a fast current sense loop and a slow voltage feedback loop. The fast current feedback loop does not require any compensation. The slow voltage loop must be compensated for stable operation. The compensation network is a series Rc, Cc1 network from COMP pin to ground and an optional Cc2 capacitor connected to the COMP pin. The Rc sets the high frequency integrator gain for fast transient response and the Cc1 sets the integrator zero to ensure loop stability. For most applications, Rc is in the range of $200 \Omega$ to $3 \mathrm{k} \Omega$ and Cc 1 is in the range of 27 nF to 37 nF . Depending on the PCB layout, a Cc2, in range of 100 nF , may be needed to create a pole to cancel the output capacitor ESR's zero effect for stability. The ISL97635 evaluation board is configured with Rc1 of $500 \Omega$, Cc1 of 33 nF , and Cc2 of 0, which achieves stability. In the actual applications, these values may need to be tuned empirically but these recommended values are usually a good starting point.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


## Package Outline Drawing

## L24.4x4D

24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 10/06


NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension b applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 indentifier may be either a mold or mark feature.


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

