


Charging System Safety Circuit

The ISL9211A is an integrated circuit (IC) optimized to provide a redundant safety protection to a Li-ion battery charging system. The IC monitors the input voltage, the battery voltage, and the charge current. When any of the three parameters exceeds its limit, the IC turns off an internal N-channel MOSFET to remove the power from the charging system to the battery. In addition to the above protected parameters, the IC also monitors its own internal temperature and turns off the N-channel MOSFET when the temperature exceeds +150°C. Together with the battery charger IC and the protection module in a battery pack, the charging system using the ISL9211A has triple-level protection and is two-fault tolerant.

The IC is designed to turn on the internal NFET slowly to avoid inrush current at power up but will turn off the NFET quickly when the input is overvoltage in order to remove the power before any damage occurs. The ISL9211A has a logic flag output to indicate a fault condition. The enable input allows the system to cut off the input power if needed.

Typical Application Circuit



Ordering Information

PART NUMBER	PART MARKING	TEMP RANGE (°C)	PACKAGE Tape & Reel (Pb-free)	PKG. DWG. #
ISL9211AIRU48XZ-T*	4XE	-40 to +85	8 Ld μ TDFN	L8.2x2B
ISL9211AIRU58XZ-T*	5XX	-40 to +85	8 Ld μ TDFN	L8.2x2B
ISL9211AIRU68XZ-T*	6XX	-40 to +85	8 Ld μ TDFN	L8.2x2B

*Please refer to TB347 for details on reel specifications.
 NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features

- 24V Max Input Voltage
- Supports Up To 2.0A Input Current
- Fully Integrated Protection Circuit for Three Protected Variables
- High Accuracy Protection Thresholds
- User Programmable Overcurrent Protection Threshold
- Responds To Input Overvoltage in Less Than 1 μ s
- High Immunity of False Triggering Under Transients
- Fault Indication for Various Fault Occurrence
- Easy to Use
- Pb-Free (RoHS Compliant)


Applications

- Cell Phones
- Digital Still Cameras
- PDAs and Smart Phones
- Portable Instruments
- Desktop Chargers

Related Literature

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- Technical Brief TB379 "Thermal Characterization of Packaged Semiconductor Devices"
- Technical Brief TB389 "PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages"

Pinout



ISL9211A

Absolute Maximum Ratings

Supply Voltage (VIN)	-0.3V to 26V
Output and VB Pin (OUT, VB) (Note 1)	-0.3V to 8V
Other Pins (ILIM, FAULT, EN)	-0.3V to 5.5V

Recommended Operating Conditions

Ambient Temperature Range	-40°C to +85°C
Supply Voltage, VIN	4.3V to 24V

Thermal Information

Thermal Resistance (Typical, Notes 2, 3) θ_{JA} (°C/W) θ_{JC} (°C/W)		
8 Ld 2x2 μ TDFN Package	98	37
Maximum Junction Temperature (Plastic Package)	+150°C	
Maximum Storage Temperature Range	-65°C to +150°C	
Pb-free Reflow Profile	see link below	
	http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. The maximum voltage rating for the VB pin under continuous operating conditions is 5.5V. All other pins are allowed to operate continuously at the absolute maximum ratings.
2. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
3. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
4. Limits should be considered typical and are not production tested.

Electrical Specifications Parameters with MIN and MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits are established by characterization and are not production tested.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
POWER-ON RESET						
VIN Threshold	V _{POR}	Rising	-	-	2.47	V
		Falling	2.20	-	-	V
VIN Bias Current	I _{VIN}	R _{ILIM} = 24.9k, \overline{EN} = L	-	-	1000	μ A
		\overline{EN} = H	-	80	-	μ A
PROTECTIONS						
Input Overvoltage Protection	V _{OVP}	ISL9211ARU48	4.6	4.8	5.0	V
		ISL9211ARU58	5.6	5.8	6.0	V
		ISL9211ARU68	6.6	6.8	7.0	V
Input OVP Hysteresis			-	100	-	mV
Input OVP Falling Threshold		ISL9211ARU48	4.55	-	-	V
		ISL9211ARU58	5.55	-	-	V
		ISL9211ARU68	6.55	-	-	V
Input OVP Response Time (Note 4)			-	-	1	μ s
Overcurrent Protection	I _{OCP}	V _{VB} = 3V, R _{ILIM} = 24.9k Ω	0.93	1.0	1.07	A
Maximum Output Current	I _{MAX}	R _{ILIM} = 12.4k Ω	-	2.0	-	A
Overcurrent Protection Blanking Time	BT _{OCP}		-	180	-	μ s
Battery Overvoltage Protection Threshold	V _{BOVP}		4.25	4.34	4.40	V
Battery OVP Threshold Hysteresis			-	30	-	mV
Battery OVP Blanking Time	BT _{BOVP}		-	180	-	μ s
VB Pin Leakage Current		V _{VB} = 4.34V	-	-	20	nA
Over-Temperature Protection Rising Threshold			-	150	-	°C
Over-Temperature Protection Falling Threshold			-	110	-	°C
LOGIC						
\overline{EN} Input Logic HIGH			1.5	-	-	V

ISL9211A

Electrical Specifications Parameters with MIN and MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits are established by characterization and are not production tested. **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$\overline{\text{EN}}$ Input Logic LOW			-	-	0.4	V
$\overline{\text{EN}}$ Internal Pull Down Resistor			-	200	-	k Ω
$\overline{\text{FAULT}}$ Output Logic Low		Sink 5mA current	-	0.4	0.8	V
$\overline{\text{FAULT}}$ Output Logic High Leakage Current		Pin Voltage = 4.2V	-	-	1.5	μA
POWER MOSFET						
On-Resistance (Note 4)	$r_{\text{DS(ON)}}$	Measured at 200mA	-	170	280	m Ω

Pin Description

VIN (Pin 1)

The input power source. The VIN can withstand 24V input.

GND (Pin 2)

System ground reference.

NC (Pin 3)

No connection and must be left floating.

$\overline{\text{FAULT}}$ (Pin 4)

$\overline{\text{FAULT}}$ is an open-drain logic output that turns LOW when any protection event occurs.

$\overline{\text{EN}}$ (Pin 5)

IC enable pin. Pull this pin to LO to enable the device and pull it to HI to disable.

VB (Pin 6)

Battery voltage monitoring input. This pin is connected to the battery pack positive terminal via an isolation resistor.


ILIM (Pin 7)

Overcurrent protection threshold setting pin. Connect a resistor between this pin and GND to set the OCP threshold.

OUT (Pin 8)

Output pin.

Typical Application



PART	DESCRIPTION
R _{ILIM}	24.9k Ω
R _{VB}	200k Ω to 1M Ω
C ₁ , C ₂	1 μF /25V X5R ceramic capacitor

Block Diagram





FIGURE 1. BLOCK DIAGRAM


Typical Operating Performance

The test conditions for the Typical Operating Performance are: $V_{IN} = 5V$, $T_A = +25^\circ C$, $R_{ILIM} = 24.9k\Omega$, $R_{VB} = 200k\Omega$, Unless Otherwise Noted.



TIME - 4ms/DIV

FIGURE 2. CAPTURED WAVEFORMS FOR POWER-UP. THE OUTPUT IS LOADED WITH A 10Ω RESISTOR




TIME - 20μs/DIV

FIGURE 3. CAPTURED WAVEFORMS WHEN THE INPUT VOLTAGE STEPS FROM 5.5V TO 9.5V


Typical Operating Performance

The test conditions for the Typical Operating Performance are: $V_{IN} = 5V$, $T_A = +25^{\circ}C$, $R_{LIM} = 24.9k\Omega$, $R_{VB} = 200k\Omega$, Unless Otherwise Noted. **(Continued)**




TIME - 2s/DIV

FIGURE 4. CAPTURED WAVEFORMS WHEN THE INPUT GRADUALLY RISES TO THE INPUT OVERVOLTAGE THRESHOLD




TIME - 4ms/DIV

FIGURE 5. TRANSIENT WHEN THE INPUT VOLTAGE STEPS FROM 6.5V TO 5.5V




TIME - 40μs/DIV

FIGURE 6. TRANSIENT WAVEFORMS WHEN INPUT STEPS FROM 0V TO 9V




TIME - 20s/DIV

FIGURE 7. BATTERY OVERVOLTAGE PROTECTION. THE IC IS LATCHED OFF AFTER 16 COUNTS OF PROTECTION. VB VOLTAGE VARIES BETWEEN 4.3V TO 4.5V



TIME - 40μs/DIV

FIGURE 8. POWER-UP WAVEFORMS WHEN OUTPUT IS SHORT-CIRCUITED



TIME - 1ms/DIV

FIGURE 9. ZOOMED-IN VIEW OF FIGURE 8

Typical Operating Performance

The test conditions for the Typical Operating Performance are: $V_{IN} = 5V$, $T_A = +25^\circ C$, $R_{LIM} = 24.9k\Omega$, $R_{VB} = 200k\Omega$, Unless Otherwise Noted. **(Continued)**




FIGURE 10. V_{POR} vs TEMPERATURE




FIGURE 11. INPUT OVERVOLTAGE PROTECTION vs TEMPERATURE




FIGURE 12. OVERCURRENT PROTECTION vs TEMPERATURE AT VARIOUS INPUT VOLTAGES




FIGURE 13. I_{LIM} PIN VOLTAGE vs TEMPERATURE




FIGURE 14. ON-RESISTANCE vs TEMPERATURE AT DIFFERENT INPUT VOLTAGES

Theory of Operation

The ISL9211A is an integrated circuit (IC) optimized to provide a redundant safety protection to a Li-ion battery from charging system failures. The IC monitors the input voltage, the battery voltage, and the charge current. When any of the above three parameters exceeds its limit, the IC turns off an internal N-channel MOSFET to remove the power from the charging system. In addition to the above protected parameters, the IC also monitors its own internal temperature and turns off the N-channel MOSFET when the temperature exceeds +150°C. Together with the battery charger IC and the protection module in a battery pack, the charging system has triple-level protection from overcharging the Li-ion battery and is two-fault tolerant. The ISL9211A protects up to 26V input voltage.

Power-Up

The ISL9211A has a power-on reset (POR) threshold of 2.47V (max). Before the input voltage reaches the POR threshold, the internal power NFET is off. Approximately 10ms after the input voltage exceeds the POR threshold, the IC resets itself and begins the soft-start. The 10ms delay allows any transients at the input during a hot insertion of the power supply to settle down before the IC starts to operate. The soft-start slowly turns on the power NFET to reduce the inrush current as well as the input voltage drop during the transition. The power-up sequence is illustrated in Figure 2.

Input Overvoltage Protection (OVP)

The input voltage is monitored by the comparator CP1 in the Block Diagram (Figure 1). CP1 has an accurate reference of 1.2V from the bandgap reference. The OVP threshold is set

by the resistive divider consisting of R_1 and R_2 . When the input voltage exceeds the threshold, the CP1 outputs a logic signal to turn off the power NFET within 1 μ s (see Figure 3) to prevent the high input voltage from damaging the electronics in the handheld system. The hysteresis for the input OVP threshold is given in the "Electrical Specifications" table on page 2. When the input overvoltage condition is removed, the ISL9211A re-enables the output by running through the soft-start, as shown in Figure 5. Because of the 10ms second delay before the soft-start, the output is never enabled if the input rises above the OVP threshold quickly, as shown in Figure 6.

Battery Overvoltage Protection

The battery voltage OVP is realized with the VB pin. The comparator CP3, as shown in Figure 1, monitors the VB pin and issues an overvoltage signal when the battery voltage exceeds the 4.34V battery OVP threshold. The threshold has 30mV built-in hysteresis. The comparator CP3 has a built-in 180 μ s blanking time to prevent any transient voltage from triggering the OVP. If the OVP situation still exists after the blanking time, the power NFET is turned off. The control logic contains a 4-bit binary counter that if the battery overvoltage event occurs 16 times, the power NFET is

turned off permanently, as shown in Figure 7. Recycling the input power will reset the counter and restart the ISL9211A.

The resistor between the VB pin and the battery, R_{VB} , as shown in the Typical Applications circuit, is an important component. This resistor provides a current limit in case the VB pin is shorted to the input voltage under a failure mode. The VB pin leakage current under normal operation is negligible to allow a resistance of 200k Ω to 1M Ω be used.

Overcurrent Protection (OCP)

The current in the power NFET is limited to prevent charging the battery with an excessive current. The current is sensed using the voltage drop across the power FET after the it is turned on. The reference of the OCP is generated using a sensing FET Q_2 (Mirror to Q_1), as shown in Figure 1. The current in the sensing FET is forced to match the value programmed by the ILIM pin. The size of the power FET Q_1 is 31,250 times the size of the sensing FET. Therefore, when the current in the power FET is 31,250 times the current in the sensing FET, the drain voltage of the power FET falls below that of the sensing FET. The comparator CP2 then outputs a signal to turn off the power FET.

The OCP threshold can be calculated using Equation 1:

$$I_{LIM} = \frac{0.8V}{R_{ILIM}} \cdot 31250 = \frac{25000}{R_{ILIM}} \quad (\text{EQ. 1})$$

where the 0.8V is the regulated reference voltage at the ILIM pin. The OCP comparator CP2 has a built-in 180 μ s delay to prevent false triggering by transient signals. The OCP function also has a 4-bit binary counter that accumulates during an OCP event. When the total count reaches 16, the power NFET is turned off permanently until the input power is recycled or the enable pin is toggled. Figures 8 and 9 illustrate the waveforms during the power-up when the output is shorted to ground.

Internal Over-Temperature Protection

The ISL9211A monitors its own internal temperature to prevent thermal failures. When the internal temperature reaches +150°C, the IC turns off the N-channel power MOSFET. The IC does not resume operation until the internal temperature drops below +110°C.

Fault Indication Output

The $\overline{\text{FAULT}}$ pin is an open-drain output that indicates a LOW signal when any of the three fault events happens. This provides a signal to the microprocessor to take further action to enhance the safety of the charging system.

Applications Information

The ISL9211A is designed to meet the "Lithium-Safe" criteria when operating together with a qualified Li-ion battery charger. The "Lithium-Safe" criteria requires the charger output to fall within the green region shown in Figure 15 under normal operating conditions and NOT to fall in the red region when there is a single fault in the charging system.

Taking into account the safety circuit in a Li-ion battery pack, the charging system is allowed to have two faults without creating hazardous conditions for the battery cell. The output of the Li-ion charger, such as the ISL6292C, has a typical I-V curve shown with the blue lines under normal operation, which is within the green region. The function of the ISL9211A is to add a redundant protection layer such that, under any single fault condition, the charging system output does not exceed the I-V limits shown with the red lines. As a result, the charging system adopting the ISL9211A and the ISL6292C chip set can easily pass the “Lithium-Safe” criteria test procedures.

The ISL9211A is a simple device that requires only three external components, in addition to the ISL6292 charger circuit, to meet the “Lithium-Safe” criteria, as shown in the “Typical Application Circuit” on page 1. The selection of the current limit resistor R_{LIM} is given in the Overcurrent Protection section.

R_{VB} Selection

The R_{VB} prevents a large current from the VB pin to the battery terminal, in case the ISL9211A fails. The recommended value should be between 200kΩ to 1MΩ. With 200kΩ resistance, the worst case current flowing from the VB pin to the charger output is shown in Equation 2, assuming the VB pin voltage is 24V under a failure mode and the battery voltage is 4.2V.

$$(24V - 4.2V) / (200k\Omega) = 99\mu A \quad (EQ. 2)$$

Such a small current can be easily absorbed by the bias current of other components in the handheld system. Increasing the R_{VB} value reduces the worst case current, but at the same time increases the error for the 4.34V battery OVP threshold.

The error of the battery OVP threshold is the original accuracy at the VB pin given in the “Electrical Specifications” table on page 2 plus the voltage built across the R_{VB} by the VB pin leakage current. The VB pin leakage current is less than 20nA, as given in the “Electrical Specifications” table. With the 200kΩ resistor, the worst-case additional error is 4mV and with a 1MΩ resistor, the worst-case additional error is 20mV.




FIGURE 15. LITHIUM-SAFE OPERATING REGIONS

Capacitor Selection

The input capacitor (C_1 in the “Typical Application Circuit” on page 1) is for decoupling. Higher value reduces the voltage drop or the over-shoot during transients.

Two scenarios can cause the input voltage over-shoot. The first one is when the AC adapter is inserted live (hot insertion) and the second one is when the current in the power NFET of the ISL9211A has a step-down change. Figure 16 shows an equivalent circuit for the ISL9211A input. The cable between the AC/DC converter output and the handheld system input has a parasitic inductor. The parasitic resistor is the lumped sum of various components, such as the cable, the adapter output capacitor ESR, the connector contact resistance, and so on.




FIGURE 16. EQUIVALENT CIRCUIT FOR THE ISL9211A INPUT

During the load current step-down transient, the energy stored in the parasitic inductor is used to charge the input decoupling capacitor C_2 . The ISL9211A is designed to turn off the power NFET slowly during the OCP and the battery OVP event. Because of such design, the input over-shoot during those events is not significant. During an input OVP, however, the NFET is turned in less than 1μs and can lead to significant over-shoot. Higher capacitance reduces the over-shoot.

The over-shoot caused by a hot insertion is not very dependent on the decoupling capacitance value. Especially when ceramic type capacitors are used for decoupling. In theory, the over-shoot can rise up to twice of the DC output voltage of the AC adapter. The actual peak voltage is dependent on the damping factor that is mainly determined by the parasitic resistance (R in Figure 16).

In practice, the input decoupling capacitor is recommended to use a 25V, X5R dielectric ceramic capacitor with a value between 0.1 μ F to 1 μ F.

The output of the ISL9211A and the input of the charging circuit typically share one decoupling capacitor. The selection of that capacitor is mainly determined by the requirement of the charging circuit. When using the ISL6292 family chargers, a 1 μ F, 6.3V, X5R capacitor is recommended.

Layout Recommendation

The ISL9211A uses a thermal-enhanced TDFN package with an exposed thermal pad at the bottom of the package. The layout should include as much copper as possible beneath the exposed pad on the component layer to improve thermal performance. The exposed pad under the package should be connected to the ground plane electrically as well as thermally. The vias should be about 0.3mm to 0.33mm in diameter, use as many vias as possible to fit in the epad area.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing


L8.2x2B

8 LEAD MICRO THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE (μTDFN) WITH E-PAD


Rev 0, 04/08




TOP VIEW




BOTTOM VIEW



TYPICAL RECOMMENDED LAND PATTERN



SIDE VIEW



DETAIL "X"

NOTES:

1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.