

5V Ultra Low Noise, Zero Drift Rail-to-Rail Precision Op Amp

ISL28134

The ISL28134 is a single, chopper-stabilized zero-drift operational amplifier optimized for single and dual supply operation from 2.25V to 6.0V and $\pm 1.125V$ and $\pm 3.0V$. The ISL28134 features very low input offset voltage and low noise with no $1/f$ noise corner down to 0.1Hz. The ISL28134 is designed to have ultra low offset voltage and offset temperature drift, wide gain bandwidth and rail-to-rail input/output swing while minimizing power consumption.

This amplifier is ideal for amplifying the sensor signals of analog front-ends that include pressure, temperature, medical, strain gauge and inertial sensors.

The ISL28134 can be used over standard amplifiers with high stability over the industrial temperature range of $-40^{\circ}C$ to $+85^{\circ}C$. The ISL28134 is available in an industry standard pinout SOIC package.

Applications

- Medical Instrumentation
- Sensor Gain Amps
- Precision Low Drift, Low Frequency ADC Drivers
- Precision Voltage Reference Buffers
- Thermopile, Thermocouple, and other Temperature Sensors Front-end Amplifiers
- Inertial Sensors
- Process Control Systems
- Weight Scales and Strain Gauge Sensors

Features

- Rail-to-Rail Inputs and Outputs
 - CMRR @ $V_{CM} = 0.1V$ beyond V_S 135dB, typ.
 - V_{OH} and V_{OL} 10mV from V_S , typ.
- No $1/f$ Noise Corner Down to 0.1Hz
 - Input Noise Voltage 10 nV/ \sqrt{Hz} @ 1kHz
 - 0.1Hz to 10Hz Noise Voltage 250nV_{p-p}
- Low Offset Voltage 2.5 μV , Max
- Superb Offset Drift 15nV/ $^{\circ}C$, Max
- Single Supply 2.25V to 6.0V
- Dual Supply $\pm 1.125V$ to $\pm 3.0V$
- Low I_{CC} 675 μA , typ.
- Wide Bandwidth 3.5MHz
- Operating Temperature Range
 - Industrial $-40^{\circ}C$ to $+85^{\circ}C$
 - Full Industrial (*Coming Soon*) $-40^{\circ}C$ to $+125^{\circ}C$
- Packaging
 - Single: SOIC, SOT-23, $\mu TDFN$ (1.6mmx1.6mm)

Related Literature

- See [AN1641](#), "ISL28134 Evaluation Board Manual"
- See [AN1560](#), "Making Accurate Voltage Noise and Current Noise Measurements on Operational Amplifiers Down to 0.1Hz"








FIGURE 1. TYPICAL APPLICATION



ISL28134

Pin Configurations



Pin Descriptions

ISL28134 (8 Ld SOIC)	ISL28134 (6Ld μTDFN)	ISL28134 (5Ld SOT-23)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
2	2	4	IN-	Inverting input	(See Circuit 1)
3	3	3	IN+	Non-inverting input	<p>Circuit 1</p>
4	1	2	V-	Negative supply	
6	4	1	OUT	Output	<p>Circuit 2</p>
7	6	5	V+	Positive supply	
1, 5, 8	5	-	NC	No Connect	Pin is floating. No connection made to IC.

ISL28134

Ordering Information

PART NUMBER (Note 5)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL28134IBZ (Notes 1, 3)	28134 IBZ	-40°C to +85°C	8 Ld SOIC	M8.15E
<i>Coming Soon</i> ISL28134FBZ (Notes 1, 3)	28134 FBZ	-40°C to +125°C	8 Ld SOIC	M8.15E
<i>Coming Soon</i> ISL28134FRUZ-T7 (Notes 2, 4)	U8	-40°C to +125°C	6 Ld µTDFN	L6.1.6x1.6
<i>Coming Soon</i> ISL28134FHZ-T7 (Notes 2, 3)	BEEA (Note 6)	-40°C to +125°C	5 Ld SOT-23	P5.064A
<i>Coming Soon</i> ISL28134FHZ-T7A (Notes 2, 3)	BEEA (Note 6)	-40°C to +125°C	5 Ld SOT-23	P5.064A

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to [TB347](#) for details on reel specifications.
2. Please refer to [TB347](#) for details on reel specifications.
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
5. For Moisture Sensitivity Level (MSL), please see device information page for [ISL28134](#). For more information on MSL please see techbrief [TB363](#).
6. The part marking is located on the bottom of the part.

ISL28134

Absolute Maximum Ratings

Max Supply Voltage V+ to V-	6.5V
Max Voltage VIN to GND	(V- - 0.3V) to (V+ + 0.3V) V
Max Input Differential Voltage	6.5V
Max Input Current	20mA
Max Voltage VOUT to GND (10s)	(V+) or (V-)
Max dv/dt Supply Slew Rate	100V/μs
ESD Rating	
Human Body Model (Tested per JED22-A114F)	4kV
Machine Model (Tested per JED22-A115B)	300V
Charged Device Model (Tested per JED22-C110D)	2kV
Latch-Up (Passed Per JESD78B)	+125°C

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
5 Ld SOT-23 (Notes 7, 8)	225	116
8 Ld SOIC (Notes 7, 8)	125	77
6 Ld μTDFN (Notes 7, 8)	220	120
Maximum Storage Temperature Range	-65°C to +150°C	
Pb-Free Reflow Profile	see link below	
	http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

Operating Conditions

Ambient Operating Temperature Range	-40°C to +85°C
Maximum Operating Junction Temperature	+125°C
Operating Voltage Range	2.25V (±1.125V) to 6V (±3V)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief [TB379](#) for details.
- For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications $V_S = 5V$, $V_{CM} = 2.5V$, $T_A = +25^\circ C$, unless otherwise specified. **Boldface limits apply over the operating temperature range, -40°C to +85°C.**

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 9)	TYP	MAX (Note 9)	UNIT
DC SPECIFICATIONS						
V_{OS}	Input Offset Voltage		-2.5	-0.2	2.5	μV
		$T_A = -40^\circ C$ to $+85^\circ C$	-3.4	-	3.4	μV
TCV_{OS}	Output Voltage Temperature Coefficient	$T_A = -40^\circ C$ to $+85^\circ C$	-15	-0.5	15	nV/°C
I_B	Input Bias Current		-300	±120	300	pA
		$T_A = -40^\circ C$ to $+85^\circ C$	-300	-	300	pA
TCI_B	Input Bias Current Temperature Coefficient		-	±1.4	-	pA/°C
I_{OS}	Input Offset Current		-600	±240	600	pA
		$T_A = -40^\circ C$ to $+85^\circ C$	-600	-	600	pA
TCI_{OS}	Input Offset Current Temperature Coefficient		-	±2.8	-	pA/°C
Common Mode Input Voltage Range		V+ = 5.0V, V- = 0V Guaranteed by CMRR $T_A = -40^\circ C$ to $+85^\circ C$	-0.1	-	5.1	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -0.1V$ to $5.1V$	120	135	-	dB
		$V_{CM} = -0.1V$ to $5.1V$ $T_A = -40^\circ C$ to $+85^\circ C$	115	-	-	dB
PSRR	Power Supply Rejection Ratio	$V_S = 2.25V$ to $6.0V$	120	135	-	dB
		$V_S = 2.25V$ to $6.0V$ $T_A = -40^\circ C$ to $+85^\circ C$	120	-	-	dB
V_S	Supply Voltage (V+ to V-)	Guaranteed by PSRR $T_A = -40^\circ C$ to $+85^\circ C$	2.25	-	6.0	V
I_S	Supply Current per Amplifier	$R_L = OPEN$	-	675	900	μA
		$R_L = OPEN$ $T_A = -40^\circ C$ to $+85^\circ C$	-	-	1075	μA

ISL28134

Electrical Specifications $V_S = 5V$, $V_{CM} = 2.5V$, $T_A = +25^\circ C$, unless otherwise specified. **Boldface limits apply over the operating temperature range, $-40^\circ C$ to $+85^\circ C$.** (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 9)	TYP	MAX (Note 9)	UNIT
I_{SC}	Short Circuit Output Source Current	$R_L = \text{Short to } V_-$	-	65	-	mA
	Short Circuit Output Sink Current	$R_L = \text{Short to } V_+$	-	-65	-	mA
V_{OH}	Output Voltage Swing, HIGH From V_{OUT} to V_+	$R_L = 10k\Omega$ to V_{CM}	15	10	-	mV
		$R_L = 10k\Omega$ to V_{CM} $T_A = -40^\circ C$ to $+85^\circ C$	15	-	-	mV
V_{OL}	Output Voltage Swing, LOW From V_- to V_{OUT}	$R_L = 10k\Omega$ to V_{CM}	-	10	15	mV
		$R_L = 10k\Omega$ to V_{CM} $T_A = -40^\circ C$ to $+85^\circ C$	-	-	15	mV
A_{OL}	Open Loop Gain	$R_L = 1M\Omega$	-	174	-	dB
AC SPECIFICATIONS						
C_{IN}	Input Capacitance	Differential	-	5.2	-	pF
		Common Mode	-	5.6	-	pF
e_N	Input Noise Voltage	$f = 0.1\text{Hz}$ to 10Hz	-	250	400	nV _{p-p}
		$f = 10\text{Hz}$	-	8	-	nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{kHz}$	-	10	-	nV/ $\sqrt{\text{Hz}}$
I_N	Input Noise Current	$f = 1\text{kHz}$	-	200	-	fA/ $\sqrt{\text{Hz}}$
GBWP	Gain Bandwidth Product		-	3.5	-	MHz
TRANSIENT RESPONSE						
SR	Positive Slew Rate	$V_+ = 5V$, $V_- = 0V$, $V_{OUT} = 1V$ to $3V$, $R_L = 100k\Omega$, $C_L = 3.7\text{pF}$	-	1.5	-	V/ μs
	Negative Slew Rate		-	1.0	-	V/ μs
t_r , t_f , Small Signal	Rise Time, t_r 10% to 90%	$V_+ = 5V$, $V_- = 0V$, $V_{OUT} = 0.1V_{p-p}$, $R_F = 0\Omega$, $R_L = 100k\Omega$, $C_L = 3.7\text{pF}$	-	0.07	-	μs
	Fall Time, t_f 10% to 90%		-	0.17	-	μs
t_r , t_f Large Signal	Rise Time, t_r 10% to 90%	$V_+ = 5V$, $V_- = 0V$, $V_{OUT} = 2V_{p-p}$, $R_F = 0\Omega$, $R_L = 100k\Omega$, $C_L = 3.7\text{pF}$	-	1.3	-	μs
	Fall Time, t_f 10% to 90%		-	2.0	-	μs
t_s	Settling Time to 0.1%, $2V_{p-p}$ Step	$A_V = -1$, $R_F = 1k\Omega$, $C_L = 3.7\text{pF}$	-	100	-	μs
t_{recover}	Output Overload Recovery Time, Recovery to 90% of Output Saturation	$A_V = +2$, $R_F = 10k\Omega$, $R_L = 100k$, $C_L = 3.7\text{pF}$	-	3.1	-	μs

Electrical Specifications $V_S = 2.5V$, $V_{CM} = 1.25V$, $T_A = +25^\circ C$, unless otherwise specified. **Boldface limits apply over the operating temperature range, $-40^\circ C$ to $+85^\circ C$.**

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 9)	TYP	MAX (Note 9)	UNIT
V_{OS}	Input Offset Voltage		-2.5	-0.2	2.5	μV
		$T_A = -40^\circ C$ to $+85^\circ C$	-3.4	-	3.4	μV
TCV_{OS}	Output Voltage Temperature Coefficient		-15	-0.5	15	nV/ $^\circ C$
I_B	Input Bias Current		-300	± 120	300	pA
		$T_A = -40^\circ C$ to $+85^\circ C$	-300	-	300	pA
TCI_B	Input Bias Current Temperature Coefficient		-	± 1.4	-	pA/ $^\circ C$

ISL28134

Electrical Specifications $V_S = 2.5V$, $V_{CM} = 1.25V$, $T_A = +25^\circ C$, unless otherwise specified. **Boldface limits apply over the operating temperature range, $-40^\circ C$ to $+85^\circ C$.** (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 9)	TYP	MAX (Note 9)	UNIT
I_{OS}	Input Offset Current		-600	± 240	600	pA
		$T_A = -40^\circ C$ to $+85^\circ C$	-600	-	600	pA
TCI_{OS}	Input Offset Current Temperature Coefficient		-	± 2.8	-	pA/ $^\circ C$
Common Mode Input Voltage Range		$V_+ = 2.5V$, $V_- = 0V$ Guaranteed by CMRR	-0.1	-	2.6	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -0.1V$ to $2.6V$	120	135	-	dB
		$V_{CM} = -0.1V$ to $2.6V$ $T_A = -40^\circ C$ to $+85^\circ C$	115	-	-	dB
I_S	Supply Current per Amplifier	$R_L = OPEN$	-	715	940	μA
		$R_L = OPEN$ $V_{CM} = -0.1V$ to $2.6V$	-	-	1115	μA
I_{SC}	Short Circuit Output Source Current	$R_L = Short$ to Ground	-	65	-	mA
	Short Circuit Output Sink Current	$R_L = Short$ to V_+	-	-65	-	mA
V_{OH}	Output Voltage Swing, HIGH From V_{OUT} to V_+	$R_L = 10k\Omega$ to V_{CM}	15	10	-	mV
		$R_L = 10k\Omega$ to V_{CM} $T_A = -40^\circ C$ to $+85^\circ C$	15	-	-	mV
V_{OL}	Output Voltage Swing, LOW From V_- to V_{OUT}	$R_L = 10k\Omega$ to V_{CM}	-	10	15	mV
		$R_L = 10k\Omega$ to V_{CM} $T_A = -40^\circ C$ to $+85^\circ C$	-	-	15	mV
AC SPECIFICATIONS						
C_{IN}	Input Capacitance	Differential	-	5.2	-	pF
		Common Mode	-	5.6	-	pF
e_N	Input Noise Voltage	$f = 0.1Hz$ to $10Hz$	-	250	400	nV _{p-p}
		$f = 10Hz$	-	8	-	nV/ \sqrt{Hz}
		$f = 1kHz$	-	10	-	nV/ \sqrt{Hz}
I_N	Input Noise Current	$f = 1kHz$	-	200	-	fA/ \sqrt{Hz}
GBWP	Gain Bandwidth Product		-	3.5	-	MHz
TRANSIENT RESPONSE						
SR	Positive Slew Rate	$V_+ = 2.5V$, $V_- = 0V$, $V_{OUT} = 0.25V$ to $2.25V$, $R_L = 100k\Omega$, $C_L = 3.7pF$	-	1.5	-	V/ μs
	Negative Slew Rate		-	1.0	-	V/ μs
t_r , t_f , Small Signal	Rise Time, t_r 10% to 90%	$V_+ = 2.5V$, $V_- = 0V$, $V_{OUT} = 0.1V_{p-p}$, $R_F = 0\Omega$, $R_L = 100k\Omega$, $C_L = 3.7pF$	-	0.07	-	μs
	Fall Time, t_f 10% to 90%		-	0.17	-	μs
t_r , t_f Large Signal	Rise Time, t_r 10% to 90%	$V_+ = 2.5V$, $V_- = 0V$, $V_{OUT} = 2V_{p-p}$, $R_F = 0\Omega$, $R_L = 100k\Omega$, $C_L = 3.7pF$	-	1.3	-	μs
	Fall Time, t_f 10% to 90%		-	2.0	-	μs
t_s	Settling Time to 0.1%, $2V_{p-p}$ Step	$A_V = -1$, $R_F = 1k\Omega$, $C_L = 3.7pF$	-	100	-	μs
$t_{recover}$	Output Overload Recovery Time, Recovery to 90% of Output Saturation	$A_V = +2$, $R_F = 10k\Omega$, $R_L = 100k$, $C_L = 3.7pF$	-	1.5	-	μs

NOTE:

9. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Typical Performance Curves $T_A = +25^\circ\text{C}$, $V_{CM} = 0\text{V}$ Unless otherwise specified.




FIGURE 3. V_{OS} vs TEMPERATURE, $V_S = \pm 2.5\text{V}$




FIGURE 4. V_{OS} vs TEMPERATURE, $V_S = \pm 1.125\text{V}$




FIGURE 5. V_{OS} HISTOGRAM $V_S = 5\text{V}$




FIGURE 6. TCV_{OS} HISTOGRAM $V_S = 5\text{V}$




FIGURE 7. V_{OS} HISTOGRAM $V_S = 2.5\text{V}$




FIGURE 8. TCV_{OS} HISTOGRAM $V_S = 2.5\text{V}$

Typical Performance Curves $T_A = +25^\circ\text{C}$, $V_{CM} = 0\text{V}$ Unless otherwise specified. (Continued)




FIGURE 9. V_{OS} vs V_{CM}




FIGURE 10. V_{OS} vs SUPPLY VOLTAGE




FIGURE 11. I_B vs V_{CM}




FIGURE 12. I_{OS} vs V_{CM}




FIGURE 13. I_B vs TEMPERATURE




FIGURE 14. I_{OS} vs TEMPERATURE

Typical Performance Curves $T_A = +25^\circ\text{C}$, $V_{CM} = 0\text{V}$ Unless otherwise specified. (Continued)




FIGURE 15. PSRR vs TEMPERATURE




FIGURE 16. CMRR vs TEMPERATURE




FIGURE 17. POSITIVE SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 18. NEGATIVE SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 19. V_{OH} vs I_{LOAD}




FIGURE 20. V_{OL} vs I_{LOAD}

Typical Performance Curves $T_A = +25^\circ\text{C}$, $V_{CM} = 0\text{V}$ Unless otherwise specified. (Continued)




FIGURE 21. OUTPUT HIGH OVERHEAD VOLTAGE vs LOAD CURRENT




FIGURE 22. OUTPUT LOW OVERHEAD VOLTAGE vs LOAD CURRENT




FIGURE 23. V_{OH} vs TEMPERATURE




FIGURE 24. V_{OL} vs TEMPERATURE




FIGURE 25. INPUT NOISE VOLTAGE DENSITY vs FREQUENCY




FIGURE 26. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz

Typical Performance Curves $T_A = +25^\circ\text{C}$, $V_{CM} = 0\text{V}$ Unless otherwise specified. (Continued)




FIGURE 27. INPUT NOISE CURRENT DENSITY vs FREQUENCY




FIGURE 28. OPEN LOOP GAIN AND PHASE, $R_L = 10\text{M}$




FIGURE 29. OPEN LOOP GAIN AND PHASE, $R_L = 10\text{k}$




FIGURE 30. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 31. GAIN vs FREQUENCY vs R_L , $V_S = 2.5\text{V}$




FIGURE 32. GAIN vs FREQUENCY vs R_L , $V_S = 5.0\text{V}$

Typical Performance Curves $T_A = +25^\circ\text{C}$, $V_{CM} = 0\text{V}$ Unless otherwise specified. (Continued)




FIGURE 33. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES R_f/R_g




FIGURE 34. GAIN vs FREQUENCY vs V_{OUT}




FIGURE 35. GAIN vs FREQUENCY vs C_L




FIGURE 36. GAIN vs FREQUENCY vs SUPPLY VOLTAGE




FIGURE 37. CMRR vs FREQUENCY, $V_S = 5\text{V}$




FIGURE 38. CMRR vs FREQUENCY, $V_S = 2.5\text{V}$

Typical Performance Curves $T_A = +25^\circ\text{C}$, $V_{CM} = 0\text{V}$ Unless otherwise specified. (Continued)




FIGURE 39. PSRR vs FREQUENCY, $V_S = 5\text{V}$




FIGURE 40. PSRR vs FREQUENCY, $V_S = 2.5\text{V}$




FIGURE 41. NO PHASE INVERSION




FIGURE 42. LARGE SIGNAL STEP RESPONSE (3V)




FIGURE 43. LARGE SIGNAL STEP RESPONSE (1V)




FIGURE 44. SMALL SIGNAL STEP RESPONSE (100mV)

Typical Performance Curves $T_A = +25^\circ\text{C}$, $V_{CM} = 0\text{V}$ Unless otherwise specified. (Continued)




FIGURE 45. SMALL SIGNAL OVERSHOOT vs LOAD CAPACITANCE, $V_S = \pm 2.5\text{V}$




FIGURE 46. SMALL SIGNAL OVERSHOOT vs LOAD CAPACITANCE, $V_S = \pm 1.25\text{V}$

Applications Information

Functional Description

The ISL28134 is a single 5V rail-to-rail input/output amplifier that operates on a single or dual supply. The ISL28134 uses a proprietary chopper-stabilized technique that combines a 3.5MHz main amplifier with a very high open loop gain (174dB) chopper amplifier to achieve very low offset voltage and drift (0.2 μV , 0.5nV/ $^\circ\text{C}$) while having a low supply current (675 μA). The very low 1/f noise corner <0.1Hz and low input noise voltage (8nV/ $\sqrt{\text{Hz}}$ @ 100Hz) of the amplifier makes it ideal for low frequency precision applications requiring very high gain and low noise.

This multi-path amplifier architecture contains a time continuous main amplifier whose input DC offset is corrected by a parallel-connected, high gain chopper stabilized DC correction amplifier operating at 100kHz. From DC to ~10kHz, both amplifiers are active with the DC offset correction active with most of the low frequency gain provided by the chopper amplifier. A 10kHz crossover filter cuts off the low frequency chopper amplifier path leaving the main amplifier active out to the -3dB frequency (3.5MHz GBWP).

The key benefits of this architecture for precision applications are rail-to-rail inputs/outputs, high open loop gain, low DC offset and temperature drift, low 1/f noise corner and low input noise voltage. The noise is virtually flat across the frequency range from a few mHz out to 100kHz, except for the narrow noise peak at the amplifier crossover frequency (10kHz).

Power Supply Considerations

The ISL28134 features a wide supply voltage operating range. The ISL28134 operates on single (+2.25V to +6.0V) or dual (± 1.125 to $\pm 3.0\text{V}$) supplies. Power supply voltages greater than the +6.5V absolute maximum (specified in the "Absolute Maximum Ratings" on page 4) can permanently damage the device. Performance of the device is optimized for supply voltages greater than 2.5V. This makes the ISL28134 ideal for portable 3V battery applications that require the precision performance. It is highly recommended that a

0.01 μF or larger high frequency decoupling capacitor is placed across the power supply pins of the IC to maintain high performance of the amplifier.

Rail-to-rail Input and Output (RRIO)

Unlike some amplifiers whose inputs may not be taken to the power supply rails or whose outputs may not drive to the supply rails, the ISL28134 features rail-to-rail inputs and outputs. This allows the amplifier inputs to have a wide common mode range (100mV beyond supply rails) while maintaining high CMRR (135dB) and maximizes the signal to noise ratio of the amplifier by having the V_{OH} and V_{OL} levels be at the $V+$ and $V-$ rails, respectively.

Low Input Voltage Noise Performance

In precision applications, the input noise of the front end amplifier is a critical parameter. Combined with a high DC gain to amplify the small input signal, the input noise voltage will result in an output error in the amplifier. A 1 μV_{p-p} input noise voltage with an amplifier gain of 10,000V/V will result in an output offset in the range of 10mV, which can be an unacceptable error source. With only 250nV $_{p-p}$ at the input, along with a flat noise response down to 0.1Hz, the ISL28134 can amplify small input signals with minimal output error.

The ISL28134 has the lowest input noise voltage compared to other competitor Zero Drift amplifiers with similar supply currents (See Table 1). The overall input referred voltage noise of an amplifier can be expressed as a sum of the input noise voltage, input noise current of the amplifier and the Johnson noise of the gain-setting resistors used. The product of the input noise current and external feedback resistors along with the Johnson noise increases the total output voltage noise as the value of the resistance goes up. For optimizing noise performance, choose lower value feedback resistors to minimize the effect of input noise current. Although the ISL28134 features a very low 200fA/ $\sqrt{\text{Hz}}$ input noise current, at source impedances >100k Ω , the input referred noise voltage will be dominated by

the input current noise. Keep source input impedances under 10kΩ for optimum performance.

TABLE 1.

Part	Voltage Noise @ 100Hz	0.1Hz to 10Hz Peak to Peak Voltage Noise
Competitor A	22nV/√Hz	600nV _{P-P}
Competitor B	16nV/√Hz	260nV _{P-P}
Competitor C	90nV/√Hz	1500nV _{P-P}
ISL28134	8nV/√Hz	250nV _{P-P}

Reducing Input Bias Currents

The input stage of Chopper Stabilized amplifiers do not behave like conventional amplifier input stages. The ISL28134 uses switches at the chopper amplifier input that continually ‘chops’ the input signal at 100kHz to reduce input offset voltage down to 1μV. The dynamic behavior of these switches induces a charge injection current to the input terminals of the amplifier. The magnitude of the charge injection current is proportional to the input impedance of the amplifier. High input impedance cause large injection currents which results in an increase in the input bias current of the amplifier.

To minimize the effect of impedance on input bias currents, an input resistor of <10kΩ is recommended. For applications where the input impedance is greater than 10kΩ, a capacitor at the inputs of the amplifier should be used to reduce the input bias current. A capacitor at the input provides a low impedance AC ground for the charge injection currents cause by the chopper switches. The amount of capacitance necessary to reduce the input bias current is dependant on the input impedance. As a design recommendation, an input capacitor of 10pF should be used for every 10kΩ of input impedance

Because the chopper amplifier has charge injection currents at each terminal, capacitance tuning the input bias current should be balanced across each input (see Figure 47). The input impedance of the amplifier should be matched between the IN+ and IN- terminals to minimize total input offset current. Input offset currents show up as an additional output offset voltage, as shown in Equation 1:

$$V_{OSTOT} = V_{OS} - R_F * I_{OS} \quad (EQ. 1)$$

If the offset voltage of the amplifier is negative, the input offset currents will add to the total output offset. For a 1MΩ feedback resistor in high gain applications with 500pA total input offset current, the additional output offset voltage is 0.5mV. By keeping the input impedance low and balanced across the amplifier inputs, the input offset current is kept below 100pA, resulting in an offset voltage 0.1mV or less.




FIGURE 47. CIRCUIT IMPLEMENTATION FOR REDUCING INPUT BIAS CURRENTS

IN+ and IN- Protection

The ISL28134 is capable of driving the input terminals up to and beyond the supply rails by about 0.5V. Back biased ESD diodes from the input pins to the V+ and V- rails will conduct current when the input signals go more than 0.5V beyond the rail (see Figure 48). The ESD protection diodes must be current limited to 20mA or less to prevent damage of the IC. This current can be reduced by placing a resistor in series with the IN+ and IN- inputs in the event the input signals go beyond the rail.




FIGURE 48. INPUT CURRENT LIMITING

Output Phase Reversal

Output phase reversal is the unexpected inversion of the amplifier output signal when the inputs exceed the common mode input range. Since the ISL28134 is a rail-to-rail input amplifier, the ISL28134 is specifically designed to prevent output phase reversal within its common mode input range. In fact, the ISL28134 will not phase invert even when the input signals go 0.5V beyond the supply rails (see Figure 41). If input signals are expected to go beyond the rails, it is highly recommended to minimize the forward biased ESD diode current to prevent phase inversion by placing a resistor in series with the input.

High Gain, Precision DC-Coupled Amplifier

Precision applications that need to amplify signals in the range of a few μV require gain in the order of thousands of V/V to get a good signal to the Analog to Digital Converter (ADC). This can be achieved by using a very high gain amplifier with the appropriate open loop gain and bandwidth.

ISL28134

In addition to the high gain and bandwidth, it is important that the amplifier have low V_{OS} and temperature drift along with a low input noise voltage. For example, an amplifier with $100\mu\text{V}$ offset voltage and $0.5\mu\text{V}/^\circ\text{C}$ offset drift configured in a closed loop gain of $10,000\text{V}/\text{V}$ would produce an output error of 1V and a $5\text{mV}/^\circ\text{C}$ temperature dependent error. Unless offset trimming and temperature compensation techniques are used, this error makes it difficult to resolve the input voltages needed in the precision application.

The ISL28134 features a low V_{OS} of $\pm 4\mu\text{V}$ max and a very stable $10\text{nV}/^\circ\text{C}$ max temperature drift, which produces an output error of only $\pm 40\text{mV}$ and a temperature error of $0.1\text{mV}/^\circ\text{C}$. With an ultra low input noise of $210\text{nV}_{\text{P-P}}$ (0.1Hz to 10Hz) and no $1/f$ corner frequency, the ISL28134 is capable of amplifying signals in the μV range with high accuracy. For even further DC precision, some feedback filtering C_F (see Figure 49) to reduce the noise can be implemented as a total signal stage amplifier. As a method of best practice, the ISL28134 should be impedance matched at the two input terminals. A balancing capacitor of the same value at the non-inverting terminal will result in the amplifier input impedances tracking across frequency.




FIGURE 49. HIGH GAIN, PRECISION DC-COUPLED AMPLIFIER

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
June 8, 2011	FN6957.1	Initial release to web.

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: [ISL28134](http://www.intersil.com/ISL28134)

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: <http://rel.intersil.com/reports/search.php>

For additional products, see www.intersil.com/product_tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.






For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

M8.15E

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

Rev 0, 08/09



NOTES:





1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension does not include interlead flash or protrusions.
Interlead flash or protrusions shall not exceed 0.25mm per side.
5. The pin #1 identifier may be either a mold or mark feature.
6. Reference to JEDEC MS-012.

Package Outline Drawing

L6.1.6x1.6

6 LEAD ULTRA THIN DUAL FLAT NO-LEAD COL PLASTIC PACKAGE (UTDFN COL)

Rev 1, 11/07



NOTES:


1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Package Outline Drawing


P5.064A

5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

Rev 0, 2/10




TOP VIEW




SEE DETAIL X


END VIEW



SIDE VIEW



DETAIL "X"



TYPICAL RECOMMENDED LAND PATTERN

NOTES:

1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
3. Dimension is exclusive of mold flash, protrusions or gate burrs.
4. Foot length is measured at reference to gauge plane.
5. This dimension is measured at Datum "H".
6. Package conforms to JEDEC MO-178AA.