

40V General Purpose Precision Operational Amplifier

ISL28177

The ISL28177 is an OPO7 replacement featuring low input offset voltage, low input bias current, and competitive noise and AC performance. The amplifier operates over the 6V $(\pm 3V)$ to 40V $(\pm 20V)$ range.

Applications include precision active filters, medical and analytical instrumentation, precision power supply controls, and industrial sensors.


The ISL28177 is available in the SOT23-5 and SOIC-8 packages and operates over the extended temperature range to -40 $^{\circ}$ C to +125 $^{\circ}$ C.

Features

Wide Supply Range 6V (±3V) to 40V (±20V)
• Low Input Offset Voltage 150µV, Max
• Input Bias Current1nA, Max
• Low Noise
Gain Bandwidth
Exceptional ESD Performance 5kV HBM, 300V MM, 2.2kV CDM
Operating Temperature Range40°C to +125°C
Packages
- ISL28177 (Single) S0T23-5. S0IC-8

Applications

- · Precision Active Filters
- · Medical and Analytical Instrumentation
- · Precision Power Supply Controls
- Industrial Sensors



SALLEN-KEY LOW PASS FILTER (10kHz)
FIGURE 1. TYPICAL APPLICATION




FIGURE 2. INPUT NOISE PERFORMANCE


Ordering Information


PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL28177FBZ	28177 FBZ	-40 to +125	8 Ld SOIC	M8.15E
Coming Soon ISL28177FHZ	TBD	-40 to +125	SOT23-5	P5.064A

NOTES:

- 1. Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL28177. For more information on MSL please see techbrief TB363.


Pin Configurations







Pin Descriptions

ISL28177 (8 LD SOIC)	ISL28177 (5 LD SOT-23)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION
3	3	IN+	Circuit 1	Amplifier non-inverting input
4	2	V-	Circuit 3	Negative power supply
2	4	IN-	Circuit 1	Amplifier inverting input
7	5	V+	Circuit 3	Positive power supply
6	1	V _{OUT}	Circuit 2	Amplifier output
1, 5, 8	-	NC	-	No internal connection







Absolute Maximum Ratings

Maximum Supply Voltage	44\
Maximum Differential Input Voltage 44V or V 0.5V to V	۷ ₊ + 0.5۷
Min/Max Input Voltage 44V or V ₋ - 0.5V to V	V ₊ + 0.5V
Min/Max Input Current	20mA
Output Short-Circuit Duration (1 output at a time)	Indefinite
ESD Ratings	
Human Body Model (Tested per JESD22-A114F)	5kV
Machine Model (Tested per JESD22-A115-A)	300
Charged Device Model (Tested per CDM-22CI0ID)	2.2kV

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (° C/W)	θ_{JC} (°C/W)
5 Ld SOT-23 Package (Notes 4, 5)	TBD	TBD
8 Ld SOIC Package (Notes 4, 5)	125	73
Storage Temperature Range	6	5°C to +150°C
Pb-free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

Operating Conditions

Ambient Operating Temperature Range	40°C to +125°C
Maximum Operating Junction Temperature	+150°C
Operating Voltage Range	6V (±3V) to 40V (±20V)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 5. For $\theta_{\mbox{\scriptsize JC}},$ the "case temp" location is taken at the package top center.

Electrical Specifications $V_S = \pm 5V$ to $\pm 15V$, $R_L = Open$, $V_{CM} = 0V$, $T_A = +25$ °C, unless otherwise specified. **Boldface limits apply over the operating temperature range**, -40°C to +125°C.

PARAMETER DESCRIPTION		DESCRIPTION CONDITIONS		TYP	MAX (Note 6)	UNIT
Vos	Input Offset Voltage				150	μV
		-40°C to +85°C			250	μV
		-40°C to +125°C			350	μV
TCV _{OS}	Input Offset Voltage Temperature Coefficient	-40°C to +125°C		0.5	1.4	μV/°C
ΔV_{OS} /Time	Long Term V _{OS} Stability			0.4		μV/mo
IB	Input Bias Current			0.2	1	nA
		-40°C to +125°C			1	nA
Ios	Input Offset Current			0.2	1	nA
		-40°C to +125°C			1	nA
e _N	Input Noise Voltage	f = 0.1Hz to 10Hz		0.38		μV _{P-P}
	Input Noise Voltage Density	f = 10Hz		13		nV/√Hz
	Input Noise Voltage Density	f = 100Hz		9.6		nV/√Hz
	Input Noise Voltage Density	f = 1kHz		9.5		nV/√Hz
i _N	Input Noise Current Density	f = 1kHz		87		fA/√Hz
V _{CMIR}	Common Mode Input Voltage Range	Guaranteed by CMRR test	V_ +2		V ₊ -2	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = V_{-} + 2V \text{ to } V_{+} - 2V$	120	140		dB
			120			dB
PSRR	Power Supply Rejection Ratio	V _S = ±3V to ±20V	115	130		dB
			115			dB
V _{OL}	Output Voltage Low, V _{OUT} to V ₋	$R_L = 2k\Omega$		1.2	1.25	V
		$R_L = 2k\Omega$, -40°C to +125°C			1.3	V
V _{OH}	Output Voltage High,	$R_L = 2k\Omega$		1.2	1.25	V
	V ₊ to V _{OUT}	$R_L = 2k\Omega$, -40°C to +125°C			1.3	V
SR	Slew Rate	$R_L = 2k\Omega$, $C_L = 100pF$		0.2		V/µs
GBWP	Gain Bandwidth Product	$R_L = 100k\Omega, C_L = 60pF$		600		kHz
AVOL	Large Signal Gain	$V_{OUT} = \pm 3V$ to $\pm 13V$, $R_L = 10k\Omega$	120	140		dB
			120			dB

Electrical Specifications $V_S = \pm 5V$ to $\pm 15V$, $R_L = Open$, $V_{CM} = 0V$, $T_A = +25$ °C, unless otherwise specified. **Boldface limits apply over the operating temperature range**, -40 °C to +125°C. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
IS	Supply Current			1.18	1.4	mA
					1.7	mA
V _S	Supply Voltage		±3V		±20V	V
I _{SC}	Short Circuit Current			30		mA

NOTE:

Typical Performance Curves $v_S = \pm 15 \text{V}, v_{CM} = 0 \text{V}, R_L = 0 \text{pen}, \text{ unless otherwise specified}.$




FIGURE 3. INPUT OFFSET VOLTAGE (VOS) vs TEMPERATURE




FIGURE 4. POWER SUPPLY CURRENT (IS) vs TEMPERATURE




FIGURE 5. POSITIVE INPUT BIAS CURRENT ($I_{\mbox{\footnotesize{IB+}}}$) vs TEMPERATURE




FIGURE 6. NEGATIVE INPUT BIAS CURRENT (I_{IB-}) vs TEMPERATURE

^{6.} Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Typical Performance Curves $v_S = \pm 15V$, $v_{CM} = 0V$, $R_L = 0$ pen, unless otherwise specified. (continued)




FIGURE 7. POSITIVE OUTPUT VOLTAGE (V_{OH}) vs TEMPERATURE




FIGURE 8. POSITIVE OUTPUT VOLTAGE (V_{OL}) vs TEMPERATURE




FIGURE 9. POSITIVE OUTPUT VOLTAGE (V_{OUT}) vs OUTPUT CURRENT (I_{OUT}) vs TEMPERATURE




FIGURE 10. UNITY GAIN FREQUENCY RESPONSE vs RL




FIGURE 11. OPEN LOOP GAIN-PHASE vs FREQUENCY




FIGURE 12. FREQUENCY RESPONSE vs CLOSED LOOP GAIN

Typical Performance Curves $v_S = \pm 15V$, $v_{CM} = 0V$, $R_L = 0$ pen, unless otherwise specified. (Continued)




FIGURE 13. UNITY GAIN FREQUENCY RESPONSE vs CL




FIGURE 14. OVERSHOOT vs LOAD CAPACITANCE




FIGURE 15. INPUT NOISE VOLTAGE AND CURRENT SPECTRAL DENSITY




FIGURE 16. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz




FIGURE 17. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 18. SMALL SIGNAL TRANSIENT RESPONSE

280

Typical Performance Curves $v_S = \pm 15$ V, $v_{CM} = 0$ V, $R_L = 0$ pen, unless otherwise specified. (Continued)




FIGURE 19. POSITIVE OUTPUT OVERLOAD RESPONSE TIME




FIGURE 20. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME

Applications Information

Functional Description

The ISL28177 is a low noise op amp fabricated in a 40V complementary bipolar DI process designed for general purpose low power applications. It utilizes a super-beta NPN input stage with input bias current cancellation for low input bias current and low input noise voltage. A complimentary bipolar output stage enables high capacitive load drive without external compensation.

Operating Voltage Range

The ISL28177 is designed to operate over the 6V $(\pm 3V)$ to 40V $(\pm 20V)$ range. The common mode input voltage range extends to 2V from each rail, and the output voltage swings to 1.3V of each rail.

Input Performance

The super-beta NPN input pair reduces input bias current while maintaining good frequency response, low input bias current and low noise. Input bias cancellation circuits provide additional bias current reduction to <1nA, and excellent temperature stabilization and low TCV_{OS} .

Input ESD Diode Protection

The input terminals (IN+ and IN-) have internal ESD protection diodes to the positive and negative supply rails, series connected 500Ω current limiting resistors and an anti-parallel diode pair across the inputs (Figure 21).




FIGURE 21. INPUT ESD DIODE CURRENT LIMITING

The series resistors limit the high feed-through currents that can occur in pulse applications when the input dv/dt exceeds the $0.2\text{V}/\mu\text{s}$ slew rate of the amplifier. Without the series resistors, the input can forward-bias the anti-parallel diodes causing current to flow to the output, resulting in severe distortion and possible diode failure. Figure 17 provides an example of distortion free large signal response using a $10\text{V}_{\text{P-P}}$ input pulse with an input rise time of <1ns. The series resistors enable the input differential voltage to be equal to the maximum power supply voltage (40V) without damage.

In applications where one or both amplifier input terminals are at risk of exposure to high voltages beyond the power supply rails, current limiting resistors may be needed at the input terminal to limit the current through the power supply ESD diodes to 20mA max.

Output Current Limiting

The output current is internally limited to approximately ±30mA at +25°C and can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. Continuous operation under these conditions may degrade long term reliability.

Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL28177 is immune to output phase reversal.

Power Dissipation

It is possible to exceed the $+150\,^{\circ}$ C maximum junction temperature under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + \theta_{JA} x PD_{MAXTOTAL}$$
 (EQ. 1)

where

 PD_{MAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX}) • PD_{MAX} for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = V_S \times I_{qMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L}$$
 (EQ. 2)

where:

- T_{MΔX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Total supply voltage
- I_{aMAX} = Maximum quiescent supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
10/31/11	FN7859.0	Initial Release

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL28177

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product-tree


Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing (M8.15E)

M8.15E
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
Rev 0, 08/09







1.75 MAX

0.175 ± 0.075

SIDE VIEW "A






NOTES:


- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal $\pm\,0.05$
- Dimension does not include interlead flash or protrusions.
 Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference to JEDEC MS-012.


Package Outline Drawing


P5.064A


5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10











NOTES:

1. Dimensions are in millimeters. Dimensions in () for Reference Only.

DETAIL "X"

- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- Foot length is measured at reference to gauge plane.
- This dimension is measured at Datum "H".
- Package conforms to JEDEC MO-178AA.

10