

# **Ultra Low Noise, Precision Voltage Reference**

### ISL21090

The ISL21090 is a ultra low noise, high DC accuracy precision voltage reference with wide input voltage range from 4.7V to 36V. The ISL21090 uses the new Intersil Advanced Bipolar technology to achieve sub  $2\mu V_{P-P}$  0.1Hz noise with an initial voltage accuracy of 0.02%.

The ISL21090 offers a 2.5V output voltage option with 7ppm/°C temperature coefficient and also provides excellent line and load regulation. The device is offered in an 8 Ld SOIC package.

The ISL21090 is ideal for high-end instrumentation, data acquisition and processing applications requiring high DC precision where low noise performance is critical.

### **Features**

- · Reference Output Voltage Option
- 2.5V (Released)
- 1.25V, 3.3V, 4.096V, 5V, 7V and 10V (Coming Soon)
- Output Voltage Noise ...... 1.9µV<sub>P-P</sub> Typ (0.1Hz to 10Hz) (2.5V Option)

- Load Regulation......2.5ppm/mA
- Operating Temperature Range.....-40°C to +125°C

### **Applications**

- · High-End Instrumentation
- Precision Voltage Sources for Data Acquisition System, Industrial Control, Communication Infrastructure
- · Process Control and Instrumentations




FIGURE 1. ISL21090 TYPICAL APPLICATION DIAGRAM





FIGURE 2.  $V_{OUT}$  vs TEMPERATURE

# **Pin Configuration**



# **Pin Descriptions**

PIN NUMBER	PIN NAME	DESCRIPTION		
1	DNC	Do Not Connect		
2	VIN	Input Voltage Connection		
3	COMP	COMP Compensation and Noise Reduction Capacitor		
4	GND	Ground Connection		
5	TRIM	TRIM Voltage Reference Trim input		
6	VOUT	VOUT Voltage Reference Output		
7	DNC	Do Not Connect		
8	DNC	Do Not Connect		

# **Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING	V <sub>OUT</sub> OPTION (V)	GRADE (%)	TEMPCO (ppm/°C)	TEMP RANGE (°C)	PACKAGE TAPE & REEL (Pb-Free)	PKG. DWG. #
ISL21090BFB825Z-TK	21090 BFZ25	2.5	0.02	7	-40 to +125	8 Ld SOIC	M8.15E

#### NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL21090. For more information on MSL please see Tech Brief TB363.

### **Absolute Maximum Ratings**

Max Voltage
V <sub>IN</sub> to GND0.5V to +40V
V <sub>OUT</sub> to GND (10s)0.5V to V <sub>OUT</sub> + 0.5V
Voltage on any Pin to Ground0.5V to +V <sub>OUT</sub> + 0.5V
Voltage on DNC pinsNo connections permitted to these pins
Input Voltage Slew Rate (Max)
ESD Ratings
Human Body Model
Machine Model
Charged Device Model

### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	θ <sub>JC</sub> (°C/W)
8 Ld SOIC Package (Notes 4, 5)	115	58
Continuous Power Dissipation (T <sub>A</sub> = +125 °C)		
Maximum Junction Temperature (T <sub>JMAX</sub> )		+150°C
Storage Temperature Range		65°C to +150°C
Pb-Free Reflow Profile (Note 6)		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

### **Recommended Operating Conditions**

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 4. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.
- 5. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is taken at the package top center.
- 6. Post-reflow drift for the ISL21090 devices can exceed 100µV to 1.0mV based on experimental results with devices on FR4 double sided boards. The engineer must take this into account when considering the reference voltage after assembly.

# **Electrical Specifications** $V_{IN} = 5V$ (2.5V option), $I_{OUT} = 0$ , unless otherwise specified. **Boldface limits apply over the operating temperature range,-40°C to +125°C.**

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
V <sub>out</sub>	Output Voltage	V <sub>IN</sub> = 5V		2.5		V
V <sub>OA</sub>	V <sub>OUT</sub> Accuracy @ T <sub>A</sub> = +25 °C All V <sub>OUT</sub> options -0.02			+0.02	%	
TC V <sub>OUT</sub>	Output Voltage Temperature Coefficient	ISL21090 B grade			7	ppm/°C
V <sub>IN</sub>	Input Voltage Range (Note 9)	V <sub>OUT</sub> = 2.5V	4.7		36	V
I <sub>IN</sub>	Supply Current			0.930	1.28	mA
$\Delta V_{OUT}/\Delta V_{IN}$	Line Regulation	V <sub>IN</sub> = 4.7V to 36V, V <sub>OUT</sub> = 2.5V		8	18	ppm/V
$\Delta V_{OUT}/\Delta I_{OUT}$	Load Regulation	Sourcing: 0mA ≤ I <sub>OUT</sub> ≤ 20mA		2.5	17	ppm/mA
		Sinking: -10mA ≤ I <sub>OUT</sub> ≤ 0mA		2.5	17	ppm/mA
$V_D$	Dropout Voltage (Note 8)	V <sub>OUT</sub> = 2.5V @ 10mA		1.1	1.7	V
I <sub>SC+</sub>	Short Circuit Current	T <sub>A</sub> = +25°C, V <sub>OUT</sub> tied to GND		55		mA
I <sub>SC-</sub>	Short Circuit Current	T <sub>A</sub> = +25 °C, V <sub>OUT</sub> tied to V <sub>IN</sub>		-61		mA
t <sub>R</sub>	Turn-on Settling Time	90% of final value, $C_L = 1.0 \mu F$ , $C_C = open$		150		μs
	Ripple Rejection	f = 120Hz		90		dB
e <sub>N</sub>	Output Voltage Noise	$0.1 \text{Hz} \leq \text{f} \leq \text{10Hz},  \text{V}_{\text{OUT}} = 2.5 \text{V}$		1.9		μV <sub>P-P</sub>
V <sub>N</sub>	Broadband Voltage Noise	$\textbf{10Hz} \leq \textbf{f} \leq \textbf{1kHz},  \textbf{V}_{\textbf{OUT}} = \textbf{2.5V}$		1.6		μV <sub>RMS</sub>
	Noise Density	f = 1kHz, V <sub>OUT</sub> = 2.5V		50		nV/√Hz
$\Delta V_{OUT}/\Delta t$	Long Term Stability	T <sub>A</sub> = +25°C		20		ppm

#### NOTES:

- 7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
- 8.  $V_{IN}$ - $V_{OUT}$  measured at the point where  $V_{OUT}$  drops 1mV from the nominal measured value.
- 9. Coming soon: V<sub>IN</sub> (MIN) = 3.7V

### **Typical Performance Curves (ISL21090-2.5)**




FIGURE 3.  $I_{\text{IN}}$  vs  $V_{\text{IN}}$ , THREE UNITS




FIGURE 4. I<sub>IN</sub> vs V<sub>IN</sub>, THREE TEMPERATURES




FIGURE 5. LINE REGULATION, THREE UNITS




FIGURE 6. LINE REGULATION, THREE TEMPERATURES




FIGURE 7. LINE TRANSIENT WITH 1nF LOAD ( $\Delta V_{IN}$  =  $\pm 500 mV$ )




FIGURE 8. LINE TRANSIENT WITH 100nF LOAD ( $\Delta V_{IN} = \pm 500 \text{mV}$ )

# Typical Performance Curves (ISL21090-2.5) (Continued)




FIGURE 9. LOAD REGULATION, THREE TEMPERATURES




FIGURE 10. LOAD TRANSIENT ( $\triangle V_{IN} = \pm 1 mA$ )




FIGURE 11. TURN-ON TIME WITH  $0.1\mu F$ 




FIGURE 12. TURN-ON TIME WITH 1µF




FIGURE 13. Z<sub>OUT</sub> vs FREQUENCY




FIGURE 14. RIPPLE REJECTION AT DIFFERENT CAPACITIVE LOADS

# Typical Performance Curves (ISL21090-2.5) (Continued)




FIGURE 15. V<sub>OUT</sub> vs TEMPERATURE, 10 UNITS




FIGURE 16. SHORT-CIRCUIT TO VIN




FIGURE 17. SHORT-CIRCUIT TO GND




FIGURE 18.  $V_{OUT}$  vs NOISE, 0.1Hz to 10Hz

### **Device Operation**

### **Bandgap Precision References**

The ISL21090 uses a bandgap architecture and special trimming circuitry to produce a temperature compensated, precision voltage reference with high input voltage capability and moderate output current drive.

### **Applications Information**

### **Board Mounting Considerations**

For applications requiring the highest accuracy, board mounting location should be reviewed. The device uses a plastic SOIC package, which subjects the die to mild stresses when the printed circuit (PC) board is heated and cooled, which slightly changes the shape. Because of these die stresses, placing the device in areas subject to slight twisting can cause degradation of reference voltage accuracy. It is normally best to place the device near the edge of a board, or on the shortest side, because the axis of bending is most limited in that location. Mounting the device in a cutout also minimizes flex. Obviously, mounting the device on flexprint or extremely thin PC material will likewise cause loss of reference accuracy.

### **Board Assembly Considerations**

Some PC board assembly precautions are necessary. Normal output voltage shifts of  $100\mu V$  to  $500\mu V$  can be expected with Pb-free reflow profiles or wave solder on multi-layer FR4 PC boards. Precautions should be taken to avoid excessive heat or extended exposure to high reflow or wave solder temperatures.

#### **Noise Performance and Reduction**

The output noise voltage in a 0.1Hz to 10Hz bandwidth is typically 1.9  $\mu V_{P,P}$  (V $_{OUT}$  = 2.5V). The noise measurement is made with a bandpass filter. The filter is made of a 1-pole high-pass filter, with a corner frequency at 0.1Hz, and a 2-pole low-pass filter, with a corner frequency (3dB) at 9.9Hz, to create a filter with a 9.9Hz bandwidth. Noise in the 10Hz to 1kHz bandwidth is approximately 1.6  $\mu V_{RMS}$  (V $_{OUT}$  = 2.5V), with 0.1  $\mu F$  capacitance on the output. This noise measurement is made with a 2 decade bandpass filter. The filter is made of a 1-pole high-pass filter with a corner frequency at 10Hz of the center frequency, and 1-pole low-pass

filter with a corner frequency at 1kHz. Load capacitance up to  $10\mu F$  can be added but will result in only marginal improvements in output noise and transient response.

#### **Turn-On Time**

Normal turn-on time is typically 150µs, as shown in Figure 12. The circuit designer must take this into account when looking at power-up delays or sequencing.

#### **Temperature Coefficient**

The limits stated for temperature coefficient (Tempco) are governed by the method of measurement. The overwhelming standard for specifying the temperature drift of a reference is to measure the reference voltage at two temperatures, take the total variation,  $(V_{HIGH} - V_{LOW})$ , and divide by the temperature extremes of measurement  $(T_{HIGH} - T_{LOW})$ . The result is divided by the nominal reference voltage (at T = +25 °C) and multiplied by 10<sup>6</sup> to yield ppm/°C. This is the "Box" method for specifying temperature coefficient.

### **Output Voltage Adjustment**

The output voltage can be adjusted above and below the factory-calibrated value via the trim terminal. The trim terminal is the negative feedback divider point of the output op amp. The positive input of the amplifier is about 1.216V, and in feedback, so will be the trim voltage. The trim terminal has a  $5000\Omega$  resistor to ground internally, and in the case of the 2.5V output version, there is a feedback resistor of approximately  $5000\Omega$  from  $V_{OUT}$  to trim.

The suggested method to adjust the output is to connect a very high value external resistor directly to the trim terminal and connect the other end to the wiper of a potentiometer that has a much lower total resistance and whose outer terminals connect to  $V_{OUT}$  and ground. If a  $1M\Omega$  resistor is connected to trim, the output adjust range will be  $\pm 6.3 mV$ . It is important to minimize the capacitance on the trim terminal to preserve output amplifier stability. It is also best to connect the series resistor directly to the trim terminal, to minimize that capacitance and also to minimize noise injection. Small trim adjustments will not disturb the factory-set temperature coefficient of the reference, but trimming near the extreme values can.

### **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
June 8, 2011	FN6993.0	Initial Release

### **Products**

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <a href="https://www.intersil.com/products">www.intersil.com/products</a> for a complete list of Intersil product families.

\*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <a href="ISL21090">ISL21090</a>

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: <a href="http://rel.intersil.com/reports/search.php">http://rel.intersil.com/reports/search.php</a>

For additional products, see <a href="https://www.intersil.com/product-tree">www.intersil.com/product-tree</a>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>


intersil


### **Package Outline Drawing**


# M8.15E 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09











#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension does not include interlead flash or protrusions.
   Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference to JEDEC MS-012.