inter_{sil}

Dual 12-Bit, 250MSPS/200MSPS/130MSPS ADC

ISLA222P

The ISLA222P is a family of dual-channel 12-bit analog-to-digital converters. Designed with Intersil's proprietary FemtoCharge™ technology on a standard CMOS process, the family supports sampling rates of up to 250MSPS. The ISLA222P is part of a pin-compatible portfolio of 12-bit and 14-bit dual-channel A/Ds with maximum sample rates ranging from 130MSPS to 250MSPS.

A serial peripheral interface (SPI) port allows for extensive configurability, as well as fine control of various parameters such as gain and offset.

Digital output data is presented in selectable LVDS or CMOS formats. The ISLA222P is available in a 72 lead QFN package with an exposed paddle. Operating from a 1.8V supply, performance is specified over the full industrial temperature range (-40 °C to +85 °C).

Key Specifications


- SNR @ 250/200/130MSPS
 70.3/71.0/71.3dBFS f_{IN} = 30MHz
 68.5/68.8/68.4dBFS f_{IN} = 363MHz
- SFDR @ 250/200/130MSPS $85/87/86dBc f_{IN} = 30MHz$ $73/75/80dBc f_{IN} = 363MHz$
- Total Power Consumption = 823mW @ 250MSPS



- Single Supply 1.8V Operation
- Clock Duty Cycle Stabilizer
- 75fs Clock Jitter
- 700MHz Bandwidth
- Programmable Built-in Test Patterns
- Multi-ADC Support
 - SPI Programmable Fine Gain and Offset Control
 - Support for Multiple ADC Synchronization
 - Optimized Output Timing
- Nap and Sleep Modes
 - 200µs Sleep Wake-up Time
- Data Output Clock
- DDR LVDS-Compatible or LVCMOS Outputs
- User-accessible Digital Temperature Monitor

Applications


- Radar Array Processing
- Software Defined Radios
- Broadband Communications
- High-Performance Data Acquisition
- Communications Test Equipment



Pin-Compatible Family

MODEL	RESOLUTION	SPEED (MSPS)
ISLA224P25	14	250
ISLA224P20	14	200
ISLA224P13	14	130
ISLA222P25	12	250
ISLA222P20	12	200
ISLA222P13	12	130

Pin Configuration - LVDS Mode




Pin Descriptions - 72 Ld QFN, LVDS Mode

PIN NUMBER	LVDS PIN NAME	LVDS PIN FUNCTION
1, 2, 17, 57, 58, 59, 60	DNC	Do Not Connect
9, 10, 19, 20, 21, 70, 71, 72	AVDD	1.8V Analog Supply
5, 8, 11, 14	AVSS	Analog Ground
27, 32, 62	OVDD	1.8V Output Supply
26, 45, 61, 65	OVSS	Output Ground
3	NAPSLP	Tri-Level Power Control (Nap, Sleep modes)
4	VCM	Common Mode Output
6, 7	VINBP, VINBN	Channel B Analog Input Positive, Negative
12, 13	VINAN, VINAP	Channel A Analog Input Negative, Positive

Pin Descriptions - 72 Ld QFN, LVDS Mode (Continued)

PIN NUMBER	LVDS PIN NAME	LVDS PIN FUNCTION						
15	CLKDIV	Tri-Level Clock Divider Control						
16	IPTAT	Temperature Monitor (Output current proportional to absolute temperature)						
18	RESETN	Power On Reset (Active Low)						
22, 23	CLKP, CLKN	Clock Input True, Complement						
24, 25	CLKDIVRSTP, CLKDIVRSTN	Synchronous Clock Divider Reset True, Complement						
28, 29	D11N, D11P	LVDS Bit 11 (MSB) Output Complement, True						
30, 31	D10N, D10P	LVDS Bit 10 Output Complement, True						
33, 34	D9N, D9P	LVDS Bit 9 Output Complement, True						
35, 36	D8N, D8P	LVDS Bit 8 Output Complement, True						
37, 38	D7N, D7P	LVDS Bit 7 Output Complement, True						
39, 40	D6N, D6P	LVDS Bit 6 Output Complement, True						
41, 42	D5N, D5P	LVDS Bit 5 Output Complement, True						
43, 44	D4N, D4P	LVDS Bit 4 Output Complement, True						
46	RLVDS	LVDS Bias Resistor (connect to OVSS with 1% $10k\Omega$)						
47, 48	CLKOUTN, CLKOUTP	LVDS Clock Output Complement, True						
49, 50	D3N, D3P	LVDS Bit 3 Output Complement, True						
51, 52	D2N, D2P	LVDS Bit 2 Output Complement, True						
53, 54	D1N, D1P	LVDS Bit 1 Output Complement, True						
55, 56	DON, DOP	LVDS Bit 0 (LSB) Output Complement, True						
63, 64	ORN, ORP	LVDS Over Range Complement, True						
66	SDO	SPI Serial Data Output						
67	CSB	SPI Chip Select (active low)						
68	SCLK	SPI Clock						
69	SDIO	SPI Serial Data Input/Output						
Exposed Paddle	AVSS	Analog Ground						

Pin Configuration - CMOS Mode



Pin Descriptions - 72 Ld QFN, CMOS Mode

PIN NUMBER	CMOS PIN NAME	CMOS PIN FUNCTION
1, 2, 17, 28, 30, 33, 35, 37, 39, 41, 43, 47, 49, 51, 53, 55, 57, 58, 59, 60, 63	DNC	Do Not Connect
9, 10, 19, 20, 21, 70, 71, 72	AVDD	1.8V Analog Supply
5, 8, 11, 14	AVSS	Analog Ground
27, 32, 62	OVDD	1.8V Output Supply
26, 45, 61, 65	OVSS	Output Ground
3	NAPSLP	Tri-Level Power Control (Nap, Sleep modes)
4	VCM	Common Mode Output



Pin Descriptions - 72 Ld QFN, CMOS Mode (Continued)

PIN NUMBER	CMOS PIN NAME	CMOS PIN FUNCTION
6, 7	VINBP, VINBN	Channel B Analog Input Positive, Negative
12, 13	VINAN, VINAP	Channel A Analog Input Negative, Positive
15	CLKDIV	Tri-Level Clock Divider Control
16	IPTAT	Temperature Monitor (Output current proportional to absolute temperature)
18	RESETN	Power On Reset (Active Low)
22, 23	CLKP, CLKN	Clock Input True, Complement
24, 25	CLKDIVRSTP, CLKDIVRSTN	Synchronous Clock Divider Reset True, Complement
29	D11	CMOS Bit 11 (MSB) Output
31	D10	CMOS Bit 10 Output
34	D9	CMOS Bit 9 Output
36	D8	CMOS Bit 8 Output
38	D7	CMOS Bit 7 Output
40	D6	CMOS Bit 6 Output
42	D5	CMOS Bit 5 Output
44	D4	CMOS Bit 4 Output
46	RLVDS	LVDS Bias Resistor (connect to OVSS with 1% $10k\Omega$)
48	CLKOUT	CMOS Clock Output
50	D3	CMOS Bit 3 Output
52	D2	CMOS Bit 2 Output
54	D1	CMOS Bit 1 Output
56	DO	CMOS Bit 0 (LSB) Output
64	OR	CMOS Over Range
66	SDO	SPI Serial Data Output
67	CSB	SPI Chip Select (active low)
68	SCLK	SPI Clock
69	SDIO	SPI Serial Data Input/Output
Exposed Paddle	AVSS	Analog Ground

Ordering Information

PART NUMBER (Notes 1, 2)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #						
ISLA222P13IRZ	ISLA222P13 IRZ	-40°C to +85°C	72 Ld QFN	L72.10x10E						
ISLA222P20IRZ	ISLA222P20 IRZ	-40°C to +85°C	72 Ld QFN	L72.10x10E						
ISLA222P25IRZ	ISLA222P25 IRZ	-40°C to +85°C	72 Ld QFN	L72.10x10E						
ISLA224IR72EV1Z	14 Bit ADC Evaluation Board -	14 Bit ADC Evaluation Board - This board can be configured for 12-bit testing								

NOTES:

1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate-e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

2. For Moisture Sensitivity Level (MSL), please see device information page for ISLA222P. For more information on MSL please see techbrief TB363.

Table of Contents

Absolute Maximum Ratings
Thermal Information 8
Electrical Specifications
Digital Specifications
Timing Diagrams
Switching Specifications
Typical Performance Curves
Theory of Operation
Functional Description 16 Power-On Calibration 16 User Initiated Reset 17
Temperature Calibration
Analog Input 18 Clock Input 19 Jitter 19 Voltage Reference 19 Digital Outputs 19 Power Dissipation 20 Nap/Sleep 20 Data Format 20
Clock Divider Synchronous Reset
Serial Peripheral Interface
Serial Peripheral Interface 23 SPI Physical Interface 23 SPI Configuration 24 Device Information 24 Device Configuration/Control 24 Global Device Configuration/Control 25 Digital Temperature Sensor 27
SPI Memory Map
Equivalent Circuits
A/D Evaluation Platform
Layout Considerations
Split Ground and Power Planes31Clock Input Considerations.31Exposed Paddle31Bypass and Filtering31LVDS Outputs31LVCMOS Outputs31Unused Inputs31
Definitions
Revision History
Products
Package Outline Drawing

Absolute Maximum Ratings

AVDD to AVSS	0.4V to 2.1V
OVDD to OVSS	0.4V to 2.1V
AVSS to OVSS	0.3V to 0.3V
Analog Inputs to AVSS	0.4V to AVDD + 0.3V
Clock Inputs to AVSS	0.4V to AVDD + 0.3V
Logic Input to AVSS	0.4V to OVDD + 0.3V
Logic Inputs to OVSS	0.4V to OVDD + 0.3V
Latch Up (Tested per JESD-78C; Class 2, Level A)	100mA

Thermal Information

Thermal Resistance (Typical)	θ JA (°C/W)	θ _{JC} (°C∕W)
72 Ld QFN (Notes 3, 4)	23	0.9
Operating Temperature		40°C to +85°C
Storage Temperature	6	5°C to +150°C
Junction Temperature		+150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeR	<u>eflow.asp</u>	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 3. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 4. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V, $T_A = -40$ °C to +85 °C (typical specifications at +25 °C), $A_{IN} = -1$ dBFS, $f_{SAMPLE} =$ Maximum Conversion Rate (per speed grade). Boldface limits apply over the operating temperature range, -40 °C to +85 °C.

PARAMETER SY		CONDITIONS	ISL	A222F	P25	ISLA222P20			ISLA222P13			
	SYMBOL		MIN (Note 5)	ТҮР	MAX (Note 5)	MIN (Note 5)	ТҮР	MAX (Note 5)	MIN (Note 5)	ТҮР	MAX (Note 5)	UNITS
DC SPECIFICATIONS (No	ote 6)											
Analog Input												
Full-Scale Analog Input Range	V _{FS}	Differential	1.95	2.0	2.2	1.95	2.0	2.2	1.95	2.0	2.2	V _{P-P}
Input Resistance	R _{IN}	Differential		600			600			600		Ω
Input Capacitance	CIN	Differential		4.5			4.5			4.5		pF
Full-Scale Range Temp. Drift	A _{VTC}	Full Temp		108			82			75		ppm/°C
Input Offset Voltage	V _{OS}		-7.0	-1.7	7.0	-5.0	-1.7	5.0	-5.0	-1.7	5.0	mV
Common-Mode Output Voltage	V _{CM}			0.94			0.94			0.94		v
Common-Mode Input Current (per pin)	I _{СМ}			2.6			2.6			2.6		µA/MSPS
Clock Inputs												
Inputs Common Mode Voltage				0.9			0.9			0.9		V
CLKP, CLKN Input Swing				1.8			1.8			1.8		v
Power Requirements												
1.8V Analog Supply Voltage	AVDD		1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
1.8V Digital Supply Voltage	OVDD		1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	v
1.8V Analog Supply Current	I _{AVDD}			374	389		344	376		293	312	mA
1.8V Digital Supply Current (Note 6)	I _{OVDD}	3mA LVDS		83	90		78	85		68	75	mA
Power Supply Rejection Ratio	PSRR	30MHz, 50mV _{P-P} signal on AVDD		-65			-65			-65		dB

Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V, $T_A = -40$ °C to +85 °C (typical specifications at +25 °C), $A_{IN} = -1$ dBFS, $f_{SAMPLE} =$ Maximum Conversion Rate (per speed grade). Boldface limits apply over the operating temperature range, -40 °C to +85 °C. (Continued)

PARAMETER S			ISL	.A222F	P25	ISLA222P20			ISLA222P13			
	SYMBOL	CONDITIONS	MIN (Note 5)	ТҮР	MAX (Note 5)	MIN (Note 5)	ТҮР	MAX (Note 5)	MIN (Note 5)	ТҮР	MAX (Note 5)	UNITS
Total Power Dissipation					*					•		
Normal Mode	PD	2mA LVDS		774			709			614		mW
		3mA LVDS		823	862		760	830		650	697	mW
		CMOS		765			691			578		mW
Nap Mode	PD			87	96		83	93		77	85	mW
Sleep Mode	PD	CSB at logic high		6	11		6	11		6	10	mW
Nap/Sleep Mode Wakeup Time		Sample Clock Running		200			400			630		μs
AC SPECIFICATIONS					1				r			
Differential Nonlinearity	DNL	f _{IN} = 105MHz No Missing Codes	-0.9	±0.16	0.9	-0.5	±0.12	0.5	-0.5	±0.12	0.5	LSB
Integral Nonlinearity	INL	f _{IN} = 105MHz	-2.0	±0.8	2.0	-1.5	±0.6	1.5	-1.5	±0.6	1.5	LSB
Minimum Conversion Rate (Note 7)	f _S MIN				40			40			40	MSPS
Maximum Conversion Rate	f _S MAX		250			200			130			MSPS
Signal-to-Noise Ratio	SNR	f _{IN} = 30MHz		70.3			71.0			71.3		dBFS
(Note 8)		f _{IN} = 105MHz	69.1	70.2		70.0	70.8		70.5	71.1		dBFS
		f _{IN} = 190MHz		69.7			70.2			70.3		dBFS
		f _{IN} = 363MHz		68.5			68.8			68.4		dBFS
		f _{IN} = 461MHz		67.8			67.7			67.3		dBFS
		f _{IN} = 605MHz		66.6			66.5			65.7		dBFS
Signal-to-Noise and	SINAD	f _{IN} = 30MHz		70.0			70.8			71.1		dBFS
Distortion (Note 8)		f _{IN} = 105MHz	67.7	69.3		68.6	70.3		68.7	70.3		dBFS
		f _{IN} = 190MHz		68.5			69.4			69.3		dBFS
		f _{IN} = 363MHz		66.7			67.8			68.0		dBFS
		f _{IN} = 461MHz		65.6			65.8			65.5		dBFS
		f _{IN} = 605MHz		63.2			61.6			60.0		dBFS
Effective Number of Bits	ENOB	f _{IN} = 30MHz		11.34			11.47			11.52		Bits
(Note 8)		f _{IN} = 105MHz	10.95	11.22		11.10	11.39		11.12	11.39		Bits
		f _{IN} = 190MHz		11.09			11.24			11.22		Bits
		f _{IN} = 363MHz		10.79			10.97			11.00		Bits
		f _{IN} = 461MHz		10.60			10.64			10.59		Bits
		f _{IN} = 605MHz		10.21			9.94			9.67		Bits

Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, 0VDD = 1.8V, $T_A = -40^{\circ}C$ to +85°C (typical specifications at +25°C), $A_{IN} = -1dBFS$, $f_{SAMPLE} = Maximum$ Conversion Rate (per speed grade). Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)

PARAMETER			ISL	A222F	25	ISL	.A222F	20	ISL	A222F	213	UNITS
	SYMBOL	CONDITIONS	MIN (Note 5)	түр	MAX (Note 5)	MIN (Note 5)	ТҮР	MAX (Note 5)	MIN (Note 5)	ТҮР	MAX (Note 5)	
Spurious-Free Dynamic	SFDR	f _{IN} = 30MHz		85			87			86		dBc
Range (Note 8)		f _{IN} = 105MHz	71	78		72	80		71	78		dBc
``		f _{IN} = 190MHz		76			77			76		dBc
		f _{IN} = 363MHz		73			75			80		dBc
		f _{IN} = 461MHz		69			71			71		dBc
		f _{IN} = 605MHz		67			64			62		dBc
Spurious-Free Dynamic	SFDRX23	f _{IN} = 30MHz		88			96			99		dBc
Range Excluding H2, H3 (Note 8)		f _{IN} = 105MHz		92			94			96		dBc
()		f _{IN} = 190MHz		88			91			92		dBc
		f _{IN} = 363MHz		87			85			88		dBc
		f _{IN} = 461MHz		88			83			87		dBc
		f _{IN} = 605MHz		87			81			83		dBc
Intermodulation	IMD	f _{IN} = 70MHz		87			87			86		dBFS
Distortion		f _{IN} = 170MHz		96			102			100		dBFS
Channel-to-Channel		f _{IN} = 10MHz		105			100			90		dBFS
Isolation		f _{IN} = 121MHz		100			93			90		dBFS
Word Error Rate	WER			10 ⁻¹²			10 ⁻¹²			10 ⁻¹²		
Full Power Bandwidth	FPBW			700			700			700		MHz

NOTES:

5. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

6. Digital Supply Current is dependent upon the capacitive loading of the digital outputs. I_{OVDD} specifications apply for 10pF load on each digital output.

7. The DLL Range setting must be changed for low-speed operation.

8. Minimum specification guaranteed when calibrated at +85°C.

Digital Specifications Boldface limits apply over the operating temperature range, -40°C to +85°C.

PARAMETER	SYMBOL	CONDITIONS	MIN (Note 5)	ТҮР	MAX (Note 5)	UNITS
INPUTS		1			-	
Input Current High (RESETN)	IIH	V _{IN} = 1.8V	0	1	10	μA
Input Current Low (RESETN)	Ι _{ΙL}	V _{IN} = OV	-25	-12	-7	μΑ
Input Current High (SDIO)	IIH	V _{IN} = 1.8V		4	12	μΑ
Input Current Low (SDIO)	Ι _{ΙL}	V _{IN} = OV	-600	-415	-300	μA
Input Voltage High (SDIO, RESETN)	V _{IH}		1.17			v
Input Voltage Low (SDIO, RESETN)	V _{IL}				0.63	v
Input Current High (CLKDIV) (Note 9)	IIH		16	25	34	μA
Input Current Low (CLKDIV)	IL		-34	-25	-16	μΑ
Input Capacitance	C _{DI}			3		pF

Digital Specifications Boldface limits apply over the operating temperature range, 40°C to +85°C. (Continued)

PARAMETER	SYMBOL	CONDITIONS	MIN (Note 5)	ТҮР	MAX (Note 5)	UNITS
LVDS INPUTS (CLKDIVRSTP, CLKDIVRSTN)		·				
Input Common Mode Range	VICM		825		1575	mV
Input Differential Swing (peak-to-peak, single-ended)	V _{ID}		250		450	mV
CLKDIVRSTP Input Pull-down Resistance	R _{lpd}			100		kΩ
CLKDIVRSTN Input Pull-up Resistance	R _{lpu}			100		kΩ
LVDS OUTPUTS		•				
Differential Output Voltage (Note 10)	٧ _T	3mA Mode		612		mV _{P-P}
Output Offset Voltage	V _{OS}	3mA Mode	1120	1150	1200	mV
Output Rise Time	t _R			240		ps
Output Fall Time	t _F			240		ps
CMOS OUTPUTS	I	_				
Voltage Output High	v _{oH}	I _{OH} = -500μA	OVDD - 0.3	OVDD - 0.1		v
Voltage Output Low	V _{OL}	I _{OL} = 1mA		0.1	0.3	v
Output Rise Time	t _R			1.8		ns
Output Fall Time	t _F			1.4		ns

NOTES:

9. The Tri-Level Inputs internal switching thresholds are approximately. 0.43V and 1.34V. It is advised to float the inputs, tie to ground or AVDD depending on desired function.

10. The voltage is expressed in peak-to-peak differential swing. The peak-to-peak singled-ended swing is 1/2 of the differential swing.

Timing Diagrams




FIGURE 1. LVDS

Timing Diagrams (Continued)




FIGURE 2. CMOS

Switching Specifications Boldface limits apply over the operating temperature range, -40°C to +85°C.

PARAMETER	SYMBOL	CONDITION	MIN (Note 5)	ТҮР	MAX (Note 5)	UNITS
ADC OUTPUT		•				
Aperture Delay	t _A			114		ps
RMS Aperture Jitter	jд			75		fs
Input Clock to Output Clock Propagation Delay	t _{CPD}	AVDD, OVDD = $1.7V$ to $1.9V$, T _A = -40° C to $+85^{\circ}$ C	1.65	2.4	3	ns
	^t CPD	AVDD, OVDD = $1.8V$, $T_A = +25^{\circ}C$	1.9	2.3	2.75	ns
Relative Input Clock to Output Clock Propagation Delay (Note 13)	dt _{CPD}	AVDD, OVDD = $1.7V$ to $1.9V$, T _A = -40° C to $+85^{\circ}$ C	-450		450	ps
Input Clock to Data Propagation Delay	t _{PD}		1.65	2.4	3.5	ns
Output Clock to Data Propagation Delay, LVDS Mode	t _{DC}	Rising/Falling Edge	-0.1	0.16	0.5	ns
Output Clock to Data Propagation Delay, CMOS Mode	t _{DC}	Rising/Falling Edge	-0.1	0.2	0.65	ns
Synchronous Clock Divider Reset Setup Time (with respect to the positive edge of CLKP)	^t rsts		0.4	0.06		ns
Synchronous Clock Divider Reset Hold Time (with respect to the positive edge of CLKP)	^t RSTH			0.02	0.35	ns
Synchronous Clock Divider Reset Recovery Time	t _{rstrt}	DLL recovery time after Synchronous Reset		52		μs
Latency (Pipeline Delay)	L			10		cycles
Overvoltage Recovery	tovr			1		cycles

PARAMETER	SYMBOL	CONDITION	MIN (Note 5)	ТҮР	MAX (Note 5)	UNITS
SPI INTERFACE (Notes 11, 12)		I				
SCLK Period	^t сlк	Write Operation	7			cycles
	t _{CLK}	Read Operation	16			cycles
CSB↓ to SCLK↑ Setup Time	t _S	Read or Write	28			cycles
CSB \uparrow after SCLK \uparrow Hold Time	t _H	Write	5			cycles
CSB $↑$ after SCLK↓ Hold Time	t _{HR}	Read	16			cycles
Data Valid to SCLK↑ Setup Time	t _{DS}	Write	6			cycles
Data Valid after SCLK \uparrow Hold Time	t _{DH}	Read or Write			4	cycles
Data Valid after SCLK↓ Time	t _{DVR}	Read			5	cycles

Switching Specifications Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)

NOTES:


11. SPI Interface timing is directly proportional to the ADC sample period (t_S). Values in Switching Specifications table reflect multiples of a 4ns sample period, and must be scaled proportionally for lower sample rates. ADC sample clock must be running for SPI communication.

12. The SPI may operate asynchronously with respect to the ADC sample clock.


13. The relative propagation delay is the difference in propagation time between any two devices that are matched in temperature and voltage, and is specified over the full operating temperature and voltage range.


Typical Performance Curves All typical performance characteristics apply under the following conditions unless

otherwise noted: AVDD = 0VDD = 1.8V, T_A = +25°C, A_{IN} = -dBFS, f_{IN} = 105MHz, f_{SAMPLE} = 250MSPS.



Typical Performance Curves All typical performance characteristics apply under the following conditions unless otherwise noted: AVDD = 0VDD = 1.8V, T_A = +25°C, A_{IN} = -dBFS, f_{IN} = 105MHz, f_{SAMPLE} = 250MSPS. (Continued)










FIGURE 9. POWER vs f_{SAMPLE} IN 3mA LVDS AND CMOS MODES





500

1000

1500

2000

CODES

FIGURE 11. INTEGRAL NONLINEARITY

2500

3000

3500

1.0

0.8

0.6

0.4 0.2

-0.2


-0.4 -0.6


-0.8

-1.0 L 0


INL (LSBs) 0


Typical Performance Curves All typical performance characteristics apply under the following conditions unless otherwise noted: AVDD = 0VDD = 1.8V, T_A = +25°C, A_{IN} = -dBFS, f_{IN} = 105MHz, f_{SAMPLE} = 250MSPS. (Continued)

















15 intersil

Theory of Operation

Functional Description

The ISLA222P is based on a 12-bit, 250MSPS A/D converter core that utilizes a pipelined successive approximation architecture (see Figure 20). The input voltage is captured by a Sample-Hold Amplifier (SHA) and converted to a unit of charge. Proprietary charge-domain techniques are used to successively compare the input to a series of reference charges. Decisions made during the successive approximation operations determine the digital code for each input value. Digital error correction is also applied, resulting in a total latency of 10 clock cycles. This is evident to the user as a latency between the start of a conversion and the data being available on the digital outputs.

Power-On Calibration

As mentioned previously, the cores perform a self-calibration at start-up. An internal power-on-reset (POR) circuit detects the supply voltage ramps and initiates the calibration when the analog and digital supply voltages are above a threshold. The following conditions must be adhered to for the power-on calibration to execute successfully:

- A frequency-stable conversion clock must be applied to the CLKP/CLKN pins
- DNC pins must not be connected
- · SDO has an internal pull-up and should not be driven externally
- RESETN is pulled low by the ADC internally during POR. External driving of RESETN is optional.
- · SPI communications must not be attempted

A user-initiated reset can subsequently be invoked in the event that the above conditions cannot be met at power-up.

After the power supply has stabilized, the internal POR releases RESETN and an internal pull-up pulls it high, which starts the calibration sequence. If a subsequent user-initiated reset is desired, the RESETN pin should be connected to an open-drain driver with an off-state/high impedance state leakage of less than 0.5mA to assure exit from the reset state so calibration can start.

The calibration sequence is initiated on the rising edge of RESETN, as shown in Figure 19. Calibration status can be determined by reading the cal_status bit (LSB) at 0xB6. This bit is '0' during calibration and goes to a logic '1' when calibration is complete. The data outputs produce 0xCCCC during calibration; this can also be used to determine calibration status.

While RESETN is low, the output clock (CLKOUTP/CLKOUTN) is set low. Normal operation of the output clock resumes at the next input clock edge (CLKP/CLKN) after RESETN is de-asserted. At 250MSPS the nominal calibration time is 200ms, while the maximum calibration time is 550ms.





FIGURE 19. CALIBRATION TIMING





User Initiated Reset

Recalibration of the A/D can be initiated at any time by driving the RESETN pin low for a minimum of one clock cycle. An open-drain driver with a less than 0.5mA pull-up is recommended, as RESETN has an internal pull-up to OVDD. As is the case during power-on reset, RESETN and DNC pins must be in the proper state for the calibration to successfully execute.

The performance of the ISLA222P changes with variations in temperature, supply voltage or sample rate. The extent of these changes may necessitate recalibration, depending on system performance requirements. Best performance will be achieved by recalibrating the A/D under the environmental conditions at which it will operate.

A supply voltage variation of <100mV will generally result in an SNR change of <0.5dBFS and SFDR change of <3dBc.

In situations where the sample rate is not constant, best results will be obtained if the device is calibrated at the highest sample rate. Reducing the sample rate by less than 80MSPS will typically result in an SNR change of <0.5dBFS and an SFDR change of <3dBc.

Figures 21 through 26 show the effect of temperature on SNR and SFDR performance with power on calibration performed at -40°C, +25°C, and +85°C. Each plot shows the variation of SNR/SFDR across temperature after a single power on calibration at -40°C, +25°C and +85°C. Best performance is typically achieved by a user-initiated power on calibration at the operating conditions, as stated earlier. However, it can be seen that performance drift with temperature is not a very strong function of the temperature at which the power on calibration is performed.




FIGURE 21. TYPICAL SNR PERFORMANCE vs TEMPERATURE, DEVICE CALIBRATED AT -40 °C, f_{IN} = 105MHz




FIGURE 23. TYPICAL SNR PERFORMANCE vs TEMPERATURE, DEVICE CALIBRATED AT +25 °C, f_{IN} = 105MHz




FIGURE 22. TYPICAL SFDR PERFORMANCE vs TEMPERATURE, DEVICE CALIBRATED AT -40 °C, f_{IN} = 105MHz





FIGURE 24. TYPICAL SFDR PERFORMANCE vs TEMPERATURE, DEVICE CALIBRATED AT +25 °C, f_{IN} = 105MHz

Temperature Calibration

Temperature Calibration (Continued)



Analog Input

A single fully differential input (VINP/VINN) connects to the sample and hold amplifier (SHA) of each unit A/D. The ideal full-scale input voltage is 2.0V, centered at the VCM voltage of 0.94V as shown in Figure 27.




FIGURE 27. ANALOG INPUT RANGE

Best performance is obtained when the analog inputs are driven differentially. The common-mode output voltage, VCM, should be used to properly bias the inputs as shown in Figures 28 through 30. An RF transformer will give the best noise and distortion performance for wideband and/or high intermediate frequency (IF) inputs. Two different transformer input schemes are shown in Figures 28 and 29.




FIGURE 28. TRANSFORMER INPUT FOR GENERAL PURPOSE APPLICATIONS




FIGURE 26. TYPICAL SFDR PERFORMANCE vs TEMPERATURE, DEVICE CALIBRATED AT +85 °C, f_{IN} = 105MHz




FIGURE 29. TRANSMISSION-LINE TRANSFORMER INPUT FOR HIGH IF APPLICATIONS

This dual transformer scheme is used to improve common-mode rejection, which keeps the common-mode level of the input matched to VCM. The value of the shunt resistor should be determined based on the desired load impedance. The differential input resistance of the ISLA222P is 600Ω .

The SHA design uses a switched capacitor input stage (see Figure 43), which creates current spikes when the sampling capacitance is reconnected to the input voltage. This causes a disturbance at the input which must settle before the next sampling point. Lower source impedance will result in faster settling and improved performance. Therefore a 2:1 or 1:1 transformer and low shunt resistance are recommended for optimal performance.

A differential amplifier, as shown in the simplified block diagram in Figure 30, can be used in applications that require DC-coupling. In this configuration, the amplifier will typically dominate the achievable SNR and distortion performance. Intersil's new ISL552xx differential amplifier family can also be used in certain AC applications with minimal performance degradation. Contact sales support for more information: http://www.intersil.com/contacts/.




FIGURE 30. DIFFERENTIAL AMPLIFIER INPUT

Clock Input

The clock input circuit is a differential pair (see Figure 44). Driving these inputs with a high level (up to $1.8V_{P,P}$ on each input) sine or square wave will provide the lowest jitter performance. A transformer with 4:1 impedance ratio will provide increased drive levels. The clock input is functional with AC-coupled LVDS, LVPECL, and CML drive levels. To maintain the lowest possible aperture jitter, it is recommended to have high slew rate at the zero crossing of the differential clock input signal.

The recommended drive circuit is shown in Figure 31. A duty range of 40% to 60% is acceptable. The clock can be driven single-ended, but this will reduce the edge rate and may impact SNR performance. The clock inputs are internally self-biased to AVDD/2 to facilitate AC coupling.




FIGURE 31. RECOMMENDED CLOCK DRIVE

A selectable 2x or 4x frequency divider is provided in series with the clock input. The divider can be used in the 2x mode with a sample clock equal to twice the desired sample rate or in the 4x mode with a sample clock equal to four times the desired sample rate. This allows the use of the Phase Slip feature, which enables synchronization of multiple ADCs. The Phase Slip feature can be used as an alternative to using the CLKDIVRST pins to synchronize ADCs in a multiple ADC system.

TABLE 1	. Cl	KDIV	PIN	SETTINGS
				021111400

CLKDIV PIN	DIVIDE RATIO
AVSS	2
Float	1
AVDD	4

19

The clock divider can also be controlled through the SPI port, which overrides the CLKDIV pin setting. See "SPI Physical Interface" on page 23. A delay-locked loop (DLL) generates internal clock signals for various stages within the charge pipeline. If the frequency of the input clock changes, the DLL may take up to 52µs to regain lock at 250MSPS. The lock time is inversely proportional to the sample rate.

The DLL has two ranges of operation, slow and fast. The slow range can be used for sample rates between 40MSPS and 100MSPS, while the default fast range can be used from 80MSPS to the maximum specified sample rate.

Jitter

50

In a sampled data system, clock jitter directly impacts the achievable SNR performance. The theoretical relationship between clock jitter (t_J) and SNR is shown in Equation 1 and is illustrated in Figure 32.

SNR =
$$20 \log_{10} \left(\frac{1}{2\pi f_{|N} t_{J}} \right)$$
 (EQ. 1)

INPUT FREQUENCY (Hz) FIGURE 32. SNR vs CLOCK JITTER

100M

10M

This relationship shows the SNR that would be achieved if clock jitter were the only non-ideal factor. In reality, achievable SNR is limited by internal factors such as linearity, aperture jitter and thermal noise. Internal aperture jitter is the uncertainty in the sampling instance shown in Figure 32. The internal aperture jitter combines with the input clock jitter in a root-sum-square fashion, since they are not statistically correlated, and this determines the total jitter in the system. The total jitter, combined with other noise sources, then determines the achievable SNR.

Voltage Reference

A temperature compensated internal voltage reference provides the reference charges used in the successive approximation operations. The full-scale range of each A/D is proportional to the reference voltage. The nominal value of the voltage reference is 1.25V.

Digital Outputs

Output data is available as a parallel bus in LVDS-compatible (default) or CMOS modes. In either case, the data is presented in double data rate (DDR) format. Figures 1 and 2 on pages 11 and 12 show the timing relationships for LVDS and CMOS modes, respectively.

1G

Additionally, the drive current for LVDS mode can be set to a nominal 3mA (default) or a power-saving 2mA. The lower current setting can be used in designs where the receiver is in close physical proximity to the A/D. The applicability of this setting is dependent upon the PCB layout; therefore the user should experiment to determine if performance degradation is observed.

The output mode can be controlled through the SPI port, by writing to address 0x73, see "Serial Peripheral Interface" on page 23.

An external resistor creates the bias for the LVDS drivers. A 10k Ω , 1% resistor must be connected from the RLVDS pin to OVSS.

Power Dissipation

The power dissipated by the ISLA222P is primarily dependent on the sample rate and the output modes: LVDS vs CMOS and DDR vs SDR. There is a static bias in the analog supply, while the remaining power dissipation is linearly related to the sample rate. The output supply dissipation changes to a lesser degree in LVDS mode, but is more strongly related to the clock frequency in CMOS mode.

Nap/Sleep

Portions of the device may be shut down to save power during times when operation of the A/D is not required. Two power saving modes are available: Nap, and Sleep. Nap mode reduces power dissipation to <103mW while Sleep mode reduces power dissipation to <19mW.

All digital outputs (Data, CLKOUT and OR) are placed in a high impedance state during Nap or Sleep. The input clock should remain running and at a fixed frequency during Nap or Sleep, and CSB should be high. Recovery time from Nap mode will increase if the clock is stopped, since the internal DLL can take up to 52µs to regain lock at 250MSPS.

By default after the device is powered on, the operational state is controlled by the NAPSLP pin as shown in Table 2.

TABLE 2.	NAPSLP	PIN SETTINGS

NAPSLP PIN	MODE
AVSS	Normal
Float	Sleep
AVDD	Nap

The power-down mode can also be controlled through the SPI port, which overrides the NAPSLP pin setting. Details on this are contained in "Serial Peripheral Interface" on page 23.

Data Format

Output data can be presented in three formats: two's complement (default), Gray code and offset binary. The data format can also be controlled through the SPI port, by writing to address 0x73. Details on this are contained in "Serial Peripheral Interface" on page 23.

Offset binary coding maps the most negative input voltage to code 0x000 (all zeros) and the most positive input to 0xFFF (all ones). Two's complement coding simply complements the MSB of the offset binary representation.

20

intersil

When calculating Gray code the MSB is unchanged. The remaining bits are computed as the XOR of the current bit position and the next most significant bit. Figure 33 shows this operation.




FIGURE 33. BINARY TO GRAY CODE CONVERSION

Converting back to offset binary from Gray code must be done recursively, using the result of each bit for the next lower bit as shown in Figure 34.




FIGURE 34. GRAY CODE TO BINARY CONVERSION

Mapping of the input voltage to the various data formats is shown in Table 3.

TABLE 3.	INPUT	VOLTAGE TO	OUTPUT	CODE	MAPPING


INPUT VOLTAGE	OFFSET BINARY	TWO'S COMPLEMENT	GRAY CODE
-Full-Scale	0000 0000 0000	1000 0000 0000	0000 0000 0000
-Full-Scale +1LSB	0000 0000 0001	1000 0000 0001	0000 0000 0001
Mid-Scale	1000 0000 0000	0000 0000 0000	1100 0000 0000
+Full-Scale -1LSB	1111 1111 1110	0111 1111 1110	1000 0000 0001
+Full-Scale	1111 1111 1111	0111 1111 1111	1000 0000 0000

Clock Divider Synchronous Reset

An output clock (CLKOUTP, CLKOUTN) is provided to facilitate latching of the sampled data. This clock is at half the frequency of the sample clock, and the absolute phase of the output clocks for multiple A/Ds is indeterminate. This feature allows the phase of multiple A/Ds to be synchronized (refer to Figure 35), which

greatly simplifies data capture in systems employing multiple A/Ds.


The reset signal must be well-timed with respect to the sample clock (See "Switching Specifications" on page 12).





NOTES:

- 13. Delay equals fixed pipeline latency (L cycles) plus fixed analog propagation delay td.
- 14. CLKDIVRSTP setup and hold times are with respect to input sample clock rising edge. CLKDIVRSTN is not shown, but must be driven, and is the compliment of CLKDIVRSTP.
- 15. Either Output Clock Phase (phase 1 or phase 2) equally likely prior to synchronization.

FIGURE 35. SYNCHRONOUS RESET OPERATION







Serial Peripheral Interface

A serial peripheral interface (SPI) bus is used to facilitate configuration of the device and to optimize performance. The SPI bus consists of chip select (CSB), serial clock (SCLK) serial data output (SDO), and serial data input/output (SDIO). The maximum SCLK rate is equal to the A/D sample rate (f_{SAMPLE}) divided by 32 for write operations and f_{SAMPLE} divided by 132 for reads. At $f_{SAMPLE} = 250$ MHz, maximum SCLK is 15.63MHz for writing and 3.79MHz for read operations. There is no minimum SCLK rate.

The following sections describe various registers that are used to configure the SPI or adjust performance or functional parameters. Many registers in the available address space (0x00 to 0xFF) are not defined in this document. Additionally, within a defined register there may be certain bits or bit combinations that are reserved. Undefined registers and undefined values within defined registers are reserved and should not be selected. Setting any reserved register or value may produce indeterminate results.

SPI Physical Interface

The serial clock pin (SCLK) provides synchronization for the data transfer. By default, all data is presented on the serial data input/output (SDIO) pin in three-wire mode. The state of the SDIO pin is set automatically in the communication protocol (described in the following). A dedicated serial data output pin (SDO) can be activated by setting 0x00[7] high to allow operation in four-wire mode.

The SPI port operates in a half duplex master/slave configuration, with the ISLA222P functioning as a slave. Multiple slave devices can interface to a single master in three-wire mode only, since the SDO output of an unaddressed device is asserted in four wire mode.

23

The chip-select bar (CSB) pin determines when a slave device is being addressed. Multiple slave devices can be written to concurrently, but only one slave device can be read from at a given time (again, only in three-wire mode). If multiple slave devices are selected for reading at the same time, the results will be indeterminate.

The communication protocol begins with an instruction/address phase. The first rising SCLK edge following a high-to-low transition on CSB determines the beginning of the two-byte instruction/address command; SCLK must be static low before the CSB transition. Data can be presented in MSB-first order or LSB-first order. The default is MSB-first, but this can be changed by setting 0x00[6] high. Figures 36 and 37 show the appropriate bit ordering for the MSB-first and LSB-first modes, respectively. In MSB-first mode, the address is incremented for multi-byte transfers, while in LSB-first mode it's decremented.

In the default mode, the MSB is R/W, which determines if the data is to be read (active high) or written. The next two bits, W1 and W0, determine the number of data bytes to be read or written (see Table 4). The lower 13 bits contain the first address for the data transfer. This relationship is illustrated in Figure 38, and timing values are given in "Switching Specifications" on page 12.

After the instruction/address bytes have been read, the appropriate number of data bytes are written to or read from the A/D (based on the R/W bit status). The data transfer will continue as long as CSB remains low and SCLK is active. Stalling of the CSB pin is allowed at any byte boundary (instruction/address or data) if the number of bytes being transferred is three or less. For transfers of four bytes or more, CSB is allowed to stall in the middle of the instruction/address bytes or before the first data byte. If CSB transitions to a high state after that point the state machine will reset and terminate the data transfer.

TABLE 4. BYTE TRANSFER SELECTION

[W1:W0]	BYTES TRANSFERRED
00	1
01	2
10	3
11	4 or more

Figures 40 and 41 illustrate the timing relationships for 2-byte and N-byte transfers, respectively. The operation for a 3-byte transfer can be inferred from these diagrams.

SPI Configuration

ADDRESS 0X00: CHIP_PORT_CONFIG

Bit ordering and SPI reset are controlled by this register. Bit order can be selected as MSB to LSB (MSB first) or LSB to MSB (LSB first) to accommodate various micro controllers.

Bit 7 SDO Active

Bit 6 LSB First

Setting this bit high configures the SPI to interpret serial data as arriving in LSB to MSB order.

Bit 5 Soft Reset

Setting this bit high resets all SPI registers to default values.

Bit 4 Reserved

This bit should always be set high.

Bits 3:0 These bits should always mirror bits 4:7 to avoid ambiguity in bit ordering.

ADDRESS 0X02: BURST_END

If a series of sequential registers are to be set, burst mode can improve throughput by eliminating redundant addressing. In 3-wire SPI mode, the burst is ended by pulling the CSB pin high. If the device is operated in 2-wire mode the CSB pin is not available. In that case, setting the burst_end address determines the end of the transfer. During a write operation, the user must be cautious to transmit the correct number of bytes based on the starting and ending addresses.

Bits 7:0 Burst End Address

This register value determines the ending address of the burst data.

Device Information

ADDRESS 0X08: CHIP_ID

ADDRESS 0X09: CHIP_VERSION

The generic die identifier and a revision number, respectively, can be read from these two registers.

24

Device Configuration/Control

A common SPI map, which can accommodate single-channel or multi-channel devices, is used for all Intersil A/D products.

ADDRESS 0X20: OFFSET_COARSE_ADC0

ADDRESS 0X21: OFFSET_FINE_ADC0

The input offset of the A/D core can be adjusted in fine and coarse steps. Both adjustments are made via an 8-bit word as detailed in Table 5. The data format is twos complement.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

PARAMETER	0x20[7:0] COARSE OFFSET	0x21[7:0] FINE OFFSET
Steps	255	255
-Full-Scale (0x00)	-133LSB (-47mV)	-5LSB (-1.75mV)
Mid-Scale (0x80)	0.0LSB (0.0mV)	0.0LSB
+Full-Scale (0xFF)	+133LSB (+47mV)	+5LSB (+1.75mV)
Nominal Step Size	1.04LSB (0.37mV)	0.04LSB (0.014mV)

TABLE 5. OFFSET ADJUSTMENTS

ADDRESS 0X22: GAIN_COARSE_ADC0

ADDRESS 0X23: GAIN_MEDIUM_ADC0

ADDRESS 0X24: GAIN_FINE_ADC0

Gain of the A/D core can be adjusted in coarse, medium and fine steps. Coarse gain is a 4-bit adjustment while medium and fine are 8-bit. Multiple Coarse Gain Bits can be set for a total adjustment range of $\pm 4.2\%$. ('0011' \cong -4.2% and '1100' \cong +4.2%) It is recommended to use one of the coarse gain settings (-4.2%, -2.8%, -1.4%, 0, 1.4%, 2.8%, 4.2%) and fine-tune the gain using the registers at 0x0023 and 0x24.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

TABLE 6. COARSE GAIN ADJUSTMENT

0x22[3:0] CORE 0 0x26[3:0] CORE 1	NOMINAL COARSE GAIN ADJUST (%)
Bit3	+2.8
Bit2	+1.4
Bit1	-2.8
BitO	-1.4

TABLE 7. MEDIUM AND FINE GAIN ADJUSTMENTS

PARAMETER	0x23[7:0] MEDIUM GAIN	0x24[7:0] FINE GAIN
Steps	256	256
-Full-Scale (0x00)	-2%	-0.20%
Mid-Scale (0x80)	0.00%	0.00%
+Full-Scale (0xFF)	+2%	+0.2%
Nominal Step Size	0.016%	0.0016%

ADDRESS 0X25: MODES

Two distinct reduced power modes can be selected. By default, the tri-level NAPSLP pin can select normal operation, nap or sleep modes (refer to "Nap/Sleep" on page 20). This functionality can be overridden and controlled through the SPI. This is an indexed function when controlled from the SPI, but a global function when driven from the pin. This register is not changed by a Soft Reset.

TABLE 8. POWER-DOWN CONTROL

VALUE	0x25[2:0] POWER DOWN MODE
000	Pin Control
001	Normal Operation
010	Nap Mode
100	Sleep Mode

ADDRESS 0X26: OFFSET_COARSE_ADC1

ADDRESS 0X27: OFFSET_FINE_ADC1

The input offset of A/D core #1 can be adjusted in fine and coarse steps in the same way that offset for core #0 can be adjusted. Both adjustments are made via an 8-bit word as detailed in Table 5. The data format is two's complement.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

ADDRESS 0X28: GAIN_COARSE_ADC1

ADDRESS 0X29: GAIN_MEDIUM_ADC1

ADDRESS 0X2A: GAIN_FINE_ADC1

Gain of A/D core #1 can be adjusted in coarse, medium and fine steps in the same way that core #0 can be adjusted. Coarse gain is a 4-bit adjustment while medium and fine are 8-bit. Multiple Coarse Gain Bits can be set for a total adjustment range of ± 4.2 .

Global Device Configuration/Control

ADDRESS 0X71: PHASE_SLIP

The output data clock is generated by dividing down the A/D input sample clock. Some systems with multiple A/Ds can more easily latch the data from each A/D by controlling the phase of the

output data clock. This control is accomplished through the use of the phase_slip SPI feature, which allows the rising edge of the output data clock to be advanced by one input clock period, as shown in the Figure 42. Execution of a phase_slip command is accomplished by first writing a '0' to bit 0 at address 0x71, followed by writing a '1' to bit 0 at address 0x71.




FIGURE 42. PHASE SLIP

ADDRESS 0X72: CLOCK_DIVIDE

The ISLA222P has a selectable clock divider that can be set to divide by two or one (no division). By default, the tri-level CLKDIV pin selects the divisor. This functionality can be overridden and controlled through the SPI, as shown in Table 9. This register is not changed by a Soft Reset.

TABLE 9. CLOCK DIVIDER SELECTION

VALUE	0x72[2:0] CLOCK DIVIDER
000	Pin Control
001	Divide by 1
010	Divide by 2
other	Not Allowed

ADDRESS 0X73: OUTPUT_MODE_A

The output_mode_A register controls the physical output format of the data, as well as the logical coding. The ISLA222P can present output data in two physical formats: LVDS (default) or LVCMOS. Additionally, the drive strength in LVDS mode can be set high (default, 3mA or low (2mA).

Data can be coded in three possible formats: two's complement (default), Gray code or offset binary. See Table **11**.

This register is not changed by a Soft Reset.

TABLE 10. OUTPUT MODE CONTROL

VALUE	0x73[7:5] OUTPUT MODE
000	LVDS 3mA (Default)
001	LVDS 2mA
100	LVCMOS

TABLE 11. OUTPUT FORMAT CONTROL

VALUE	0x73[2:0] OUTPUT FORMAT
000	Two's Complement (Default)
010	Gray Code
100	Offset Binary

ADDRESS 0X74: OUTPUT_MODE_B

Bit 6 DLL Range

This bit sets the DLL operating range to fast (default) or slow.

Internal clock signals are generated by a delay-locked loop (DLL), which has a finite operating range. Table 12 shows the allowable sample rate ranges for the slow and fast settings.

TABLE 12. DLL RANGES

DLL RANGE	MIN	MAX	UNIT
Slow	40	100	MSPS
Fast	80	250	MSPS

ADDRESS 0XB6: CALIBRATION STATUS

The LSB at address 0xB6 can be read to determine calibration status. The bit is '0' during calibration and goes to a logic '1' when calibration is complete. This register is unique in that it can be read after POR at calibration, unlike the other registers on chip, which can't be read until calibration is complete.

DEVICE TEST

The ISLA222P can produce preset or user defined patterns on the digital outputs to facilitate in-situ testing. A user can pick from preset built-in patterns by writing to the output test mode field [7:4] at 0xC0 or user defined patterns by writing to the user test mode field [2:0] at 0xC0. The user defined patterns should be loaded at address space 0xC1 through 0xD0, see the "SPI Memory Map" on page 28 for more detail. The predefined patterns are shown in Table 13. The test mode is enabled asynchronously to the sample clock; therefore several sample clock cycles may elapse before the data is present on the output bus.

ADDRESS 0XC0: TEST_IO

Bits 7:4 Output Test Mode

These bits set the test mode according to Table 13. Other values are reserved. User test patterns loaded at 0xC1 through 0xD0 are also available by writing '1000' to [7:4] at 0xC0 and a pattern depth value to [2:0] at 0xC0. See the "SPI Memory Map" on page 28.

Bits 2:0 User Test Mode

The three LSBs in this register determine the test pattern in combination with registers 0xC1 through 0xD0. Refer to the "SPI Memory Map" on page 28.

26

TABLE 13. OUTPUT TEST MODES

VALUE	0xC0[7:4] OUTPUT TEST MODE	WORD 1	WORD 2
0000	Off		
0001	Midscale	0x8000	N/A
0010	Positive Full-Scale	OxFFFF	N/A
0011	Negative Full-Scale	0x0000	N/A
0100	Reserved	N/A	N/A
0101	Reserved	N/A	N/A
0110	Reserved	N/A	N/A
0111	Reserved		
1000	User Pattern	user_patt1	user_patt2
1001	Reserved	N/A	N/A
1010	Ramp	N/A	N/A

ADDRESS 0XC1: USER_PATT1_LSB ADDRESS 0XC2: USER_PATT1_MSB

These registers define the lower and upper eight bits, respectively, of the user-defined pattern 1.

ADDRESS 0XC3: USER_PATT2_LSB ADDRESS 0XC4: USER_PATT2_MSB

These registers define the lower and upper eight bits, respectively, of the user-defined pattern 2

ADDRESS 0XC5: USER_PATT3_LSB ADDRESS 0XC6: USER_PATT3_MSB

These registers define the lower and upper eight bits, respectively, of the user-defined pattern 3

ADDRESS 0XC7: USER_PATT4_LSB ADDRESS 0XC8: USER_PATT4_MSB

These registers define the lower and upper eight bits, respectively, of the user-defined pattern 4.

ADDRESS 0XC9: USER_PATT5_LSB ADDRESS 0XCA: USER_PATT5_MSB

These registers define the lower and upper eight bits, respectively, of the user-defined pattern 5.

ADDRESS 0XCB: USER_PATT6_LSB ADDRESS 0XCC: USER_PATT6_MSB

These registers define the lower and upper eight bits, respectively, of the user-defined pattern 6

ADDRESS 0XCD: USER_PATT7_LSB ADDRESS 0XCE: USER_PATT7_MSB

These registers define the lower and upper eight bits, respectively, of the user-defined pattern 7.

ADDRESS 0XCF: USER_PATT8_LSB ADDRESS 0XD0: USER_PATT8_MSB

These registers define the lower and upper eight bits, respectively, of the user-defined pattern 8.

Digital Temperature Sensor

ADDRESS 0X4B: TEMP_COUNTER_HIGH

Bits [2:0] of this register hold the 3 MSBs of the 11-bit temperature code.

Bit [7] of this register indicates a valid temperature_counter read was performed. A logic '1' indicates a valid read.

ADDRESS 0X4C: TEMP_COUNTER_LOW

Bits [7:0] of this register hold the lower 8 LSBs of the 11-bit temperature code.

ADDRESS 0X4D: TEMP_COUNTER_CONTROL

Bit [7] Measurement mode select bit, set to '1' for recommended PTAT mode. '0' (default) is IPTAT mode and is less accurate and not recommended.

Bit [6] Temperature counter enable bit. Set to '1' to enable.

Bit [5] Temperature counter power-down bit. Set to '1' to power-down temperature counter.

Bit [4] Temperature counter reset bit. Set to '1' to reset count.

Bit [3:1] Three bit frequency divider field. Sets temperature counter update rate. Update rate is proportional to ADC sample clock rate and divide ratio. A '101' updates the temp counter every ~ $66\mu s$ (for 250MSPS). Faster update rates result in lower precision.

Bit [0] Select sampler bit. Set to '0'.

This set of registers provides digital access to a PTAT or IPTAT-based temperature sensor, allowing the system to estimate the temperature of the die, allowing easy access to information that can be used to decide when to recalibrate the A/D as needed.

The nominal transfer function of the temperature counter is Codes (in decimal) = $0.56 \times T(^{\circ}C) + 618$. This corresponds to approximately a 65 LSB increase from -40° to +85°C.

A typical temperature measurement can occur as follows:

- 1. Write '0xCA' to address 0x4D enable temp counter, divide='101'
- 2. Wait ≥ 132µs (at 250Msps) longer wait time ensures the sensor completes one valid cycle.
- 3. Write '0x20' to address 0x4D power down, disable temp counter-recommended between measurements. This ensures that the output does not change between MSB and LSB reads.
- 4. Read address 0x4B (MSBs)
- 5. Read address 0x4C (LSBs)
- 6. Record temp code value
- Write '0x20' to address 0x4D power-down, disable temp counter. Contact sales support for more information: <u>http://www.intersil.com/contacts/</u>

SPI Memory Map

	ADDR. (Hex)	PARAMETER NAME	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	DEF. VALUE (HEX)	
itrol	00	port_config	SD0 Active	SDO Active LSB First Soft Reset Mirror (bit5) Mirror (bit6) Mirror (bit7)								
Ś	01	Reserved		Reserved								
Shife	02	burst_end		Burst end address [7:0]								
SPI Config/Control	03-07	Reserved		Reserved								
	08	chip_id				Chip	ID #				Read only	
DUT Info	09	chip_version				Chip Ve	rsion #				Read only	
З	0A-0F	Reserved				Rese	rved					
	10-1F	Reserved				Rese	rved					
	20	offset_coarse_adc0		Coarse Offset								
	21	offset_fine_adc0				Fine C	Offset				cal. value	
	22	gain_coarse_adc0		Res	erved			Coars	e Gain		cal. value	
	23	gain_medium_adc0		Medium Gain						cal. value		
	24	gain_fine_adc0				Fine	Gain				cal. value	
	25	modes_adc0		Reserved Power Down Mode ADC0 [2:0] 000 = Pin Control 001 = Normal Operation 010 = Nap 100 = Sleep 0ther codes = Reserved							00h NOT reset by Soft Reset	
	26	offset_coarse_adc1		Coarse Offset							cal. value	
	27	offset_fine_adc1				Fine C	Offset				cal. value	
	28	gain_coarse_adc1		Res	erved			Coars	e Gain		cal. value	
~	29	gain_medium_adc1				Mediur	n Gain				cal. value	
bit	2A	gain_fine_adc1				Fine	Gain				cal. value	
Device Config/Control	2B	modes_adc1		Reserved Power Down Mode ADC1 [2:0] 000 = Pin Control 001 = Normal Operation 010 = Nap 100 = Sleep 0ther codes = Reserved						00h NOT reset by Soft Reset		
	2C-2F	Reserved				Rese	rved	1				
	33-4A	Reserved		Reserved								
	4B	temp_counter_high						Ten	np Counter [1	L0:8]	Read only	
	4C temp_counter_low Temp Counter [7:0]					Read only						
	4D	temp_counter_control		Enable PD Reset Divider [2:0]						Select	00h	
	4E-6F	Reserved		Reserved								
	70	skew_diff	Differential Skew						80h			
	71	phase_slip				Reserved				Next Clock Edge	00h	
	72	clock_divide	Clock Divide [2:0] 000 = Pin Control 001 = divide by 1 010 = divide by 2 100 = divide by 4 Other codes = Reserved						00h NOT reset by Soft Reset			

SPI Memory Map (Continued)

	ADDR. (Hex)	PARAMETER NAME	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	DEF. VALUE (HEX)
lg/Control	73	output_mode_A	000 = 1 00 1	Output Mode [7:5] 000 = LVDS 3mA (Default) 001 = LVDS 2mA 100 = LVCMOS Other codes = Reserved				000 = Two 0 10	itput Format o's Complem 10 = Gray Co 0 = Offset Bi r codes = Re	ent (Default) ode nary	00h NOT reset by Soft Reset
Device Config/Control	74	output_mode_B		DLL Range 0 = Fast 1 = Slow Default='0'							00h NOT reset by Soft Reset
	75-B5	Reserved				Rese	erved				
	B6	cal_status								Calibration Done	Read Only
	B7-BF	Reserved									
	co	test_io	test_ioOutput Test Mode [7:4]User Test Mode [2:0]0 = Off (Note 14)0 = user pattern 1 only1 = cycle pattern 1 only1 = Midscale Short2 = +FS Short2 = cycle pattern 1,32 = +FS Short3 = -FS Short3 = cycle pattern 1,3,53 = -FS Short4 = Reserved (Note15)5 - 6 = Reserved5 - 6 = Reserved7 = Reserved (Note16)8 = User Pattern (1 to 4 deep)9 = Reserved10 = Ramp11-15 = Reserved				OOh				
	C1	user_patt1_lsb	B7	B6	B5	B4	B3	B2	B1	B0	0x00
	C2	user_patt1_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h
ĸ	C3	user_patt2_lsb	B7	B6	B5	B4	B3	B2	B1	BO	00h
Device Test	C4	user_patt2_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h
)evic	C5	user_patt3_lsb	B7	B6	B5	B4	B3	B2	B1	B0	00h
-	C 6	user_patt3_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h
	C7	user_patt4_lsb	B7	B6	B5	B4	B3	B2	B1	BO	00h
	C8	user_patt4_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h
	C9	user_patt5_lsb	B7	B6	B5	B4	B3	B2	B1	BO	00h
	CA	user_patt5_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h
	СВ	user_patt6_lsb	B7	B6	B5	B4	B3	B2	B1	BO	00h
	СС	user_patt6_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h
	CD	user_patt7_lsb	B7	B6	B5	B4	B3	B2	B1	BO	00h
	CE	user_patt7_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h
	CF	user_patt8_lsb	B7	B6	B5	B4	B3	B2	B1	В0	00h
	DO	user_patt8_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h
Ì	D1-FF	Reserved			•	Rese	erved	•	·	•	

NOTES:

14. During Calibration xCCCC (MSB justified) is presented at the output data bus, toggling on the LSB (and higher) data bits occurs at completion of calibration. This behavior can be used as an option to determine calibration state.

- 15. Use test_io = 0x80 and User Pattern 1 = 0x9999 for Checkerboard outputs on DDR Outputs.
- **16.** Use test_io = 0x80 and User Pattern **1** = 0xAAAA for all ones/zeroes outputs on DDR Outputs.

Equivalent Circuits




FIGURE 43. ANALOG INPUTS







FIGURE 45. TRI-LEVEL DIGITAL INPUTS





30 intersil








FIGURE 46. DIGITAL INPUTS




FIGURE 48. CMOS OUTPUTS

Equivalent Circuits (Continued)




FIGURE 49. VCM_OUT OUTPUT

A/D Evaluation Platform

Intersil offers an A/D Evaluation platform which can be used to evaluate any of Intersil's high speed A/D products. The platform consists of a FPGA based data capture motherboard and a family of A/D daughtercards. This USB based platform allows a user to quickly evaluate the A/D's performance at a user's specific application frequency requirements. More information is available at

http://www.intersil.com/converters/adc_eval_platform/

Layout Considerations

Split Ground and Power Planes

Data converters operating at high sampling frequencies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections. Analog supply and ground planes should be laid out under signal and clock inputs. Locate the digital planes under outputs and logic pins. Grounds should be joined under the chip.

Clock Input Considerations

Use matched transmission lines to the transformer inputs for the analog input and clock signals. Locate transformers and terminations as close to the chip as possible.

Exposed Paddle

The exposed paddle must be electrically connected to analog ground (AVSS) and should be connected to a large copper plane using numerous vias for optimal thermal performance.

Bypass and Filtering

Bulk capacitors should have low equivalent series resistance. Tantalum is a good choice. For best performance, keep ceramic bypass capacitors very close to device pins. Longer traces will increase inductance, resulting in diminished dynamic performance and accuracy. Make sure that connections to ground are direct and low impedance. Avoid forming ground loops.

LVDS Outputs

Output traces and connections must be designed for 50Ω (100Ω differential) characteristic impedance. Keep traces direct and minimize bends where possible. Avoid crossing ground and power-plane breaks with signal traces.

LVCMOS Outputs

Output traces and connections must be designed for $\text{50}\Omega$ characteristic impedance.

Unused Inputs

Standard logic inputs (RESETN, CSB, SCLK, SDIO and SDO) which will not be operated do not require connection to ensure optimal A/D performance. These inputs can be left floating if they are not used. Tri-level inputs (NAPSLP) accept a floating input as a valid state, and therefore should be biased according to the desired functionality.

Definitions

Analog Input Bandwidth is the analog input frequency at which the spectral output power at the fundamental frequency (as determined by FFT analysis) is reduced by 3dB from its full-scale low-frequency value. This is also referred to as Full Power Bandwidth.

Aperture Delay or Sampling Delay is the time required after the rise of the clock input for the sampling switch to open, at which time the signal is held for conversion.

Aperture Jitter is the RMS variation in aperture delay for a set of samples.

Clock Duty Cycle is the ratio of the time the clock wave is at logic high to the total time of one clock period.

Differential Non-Linearity (DNL) is the deviation of any code width from an ideal 1 LSB step.

Effective Number of Bits (ENOB) is an alternate method of specifying Signal to Noise-and-Distortion Ratio (SINAD). In dB, it is calculated as: ENOB = (SINAD - 1.76)/6.02

Gain Error is the ratio of the difference between the voltages that cause the lowest and highest code transitions to the full-scale voltage less than 2 LSB. It is typically expressed in percent.

I2E the Intersil Interleave Engine. This highly configurable circuitry performs estimates of offset, gain, and sample time skew mismatches between the core converters, and updates analog adjustments for each to minimize interleave spurs.

Integral Non-Linearity (INL) is the maximum deviation of the A/D's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

Least Significant Bit (LSB) is the bit that has the smallest value or weight in a digital word. Its value in terms of input voltage is $V_{FS}/(2^{N}-1)$ where N is the resolution in bits.

Missing Codes are output codes that are skipped and will never appear at the A/D output. These codes cannot be reached with any input value.

Most Significant Bit (MSB) is the bit that has the largest value or weight.

Pipeline Delay is the number of clock cycles between the initiation of a conversion and the appearance at the output pins of the data.

Power Supply Rejection Ratio (PSRR) is the ratio of the observed magnitude of a spur in the A/D FFT, caused by an AC signal superimposed on the power supply voltage.

Signal to Noise-and-Distortion (SINAD) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one half the clock frequency, including harmonics but excluding DC.

Signal-to-Noise Ratio (without Harmonics) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one-half the sampling frequency, excluding harmonics and DC.

SNR and SINAD are either given in units of dB when the power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the converter's full-scale input power is used as the reference.

Spurious-Free-Dynamic Range (SFDR) is the ratio of the RMS signal amplitude to the RMS value of the largest spurious spectral component. The largest spurious spectral component may or may not be a harmonic.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
6/17/11	FN7853.1	Initial Release.

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <u>www.intersil.com/products</u> for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <u>ISLA222P</u>

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product_tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

32 intersil

Package Outline Drawing

L72.10x10E

72 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE



intersil