

# DIFFERENTIAL OUTPUT SILICON OSCILLATOR

#### **Features**

- Quartz-free silicon oscillator
- Any-rate output frequencies from 0.9 to 200 MHz
- Quick turn delivery
- Highly reliable startup and operation
- Tri-state or power down operation
- 1.8, 2.5, or 3.3 V options

- LVPECL, LVDS, HCSL, differential CMOS, and differential SSTL versions available
- 3.2 x 4.0 mm footprint compatible with industry-standard 3.2 x 5.0 mm pinout
- Low power
- Pb-free and RoHS compliant



# **Specifications**

| Parameters  | Condition  | Min                          | Тур  | Max                          | Units    |
|---|--|------------------------------|------|------------------------------|----------|
| Frequency Range   |  | 0.9                          | _    | 200                          | MHz      |
| Frequency Stability   | See Note 1.  | _                            | _    | ±150                         | ppm      |
| Operating Temperature   |  | 0                            | _    | +70                          | C°       |
| Storage Temperature   |  | -55                          | _    | +125                         | C°       |
|   | 1.8 V option   | 1.71                         | _    | 1.98                         | V        |
| Supply Voltage  | 2.5 V option   | 2.25                         | _    | 2.75                         | V        |
|   | 3.3 V option   | 2.97                         | _    | 3.63                         | V        |
|   | LVPECL   | _                            | 34.0 | 36.0                         | mA       |
|   | Low Power LVPECL   | _                            | 19.3 | 22.2                         | mA       |
|   | LVDS   | _                            | 14.9 | 16.5                         | mA       |
|   | HCSL   | _                            | 25.3 | 29.3                         | mA       |
| Cumply Current  | Differential CMOS(3.3 V option,10 pF,200 MHz)              | _                            | 29.0 | 31.8                         | mA       |
| Supply Current  | Differential SSTL-3  | _                            | 24.5 | 27.7                         | mA       |
|   | Differential SSTL-2  | _                            | 24.3 | 26.7                         | mA       |
|   | Differential SSTL-18                                       | _                            | 22.2 | 25                           | mA       |
|   | Tri-State  | _                            | 9.7  | 10.7                         | mA       |
|   | Powerdown  | _                            | 1.0  | 1.9                          | mA       |
| Output Symmetry   | V <sub>DIFF</sub> = 0                                      | 46 – 13 ns/T <sub>CLK</sub>  | _    | 54 + 13 ns/T <sub>CLK</sub>  | %        |
| . , ,   | LVPECL/LVDS  | _ OER                        | _    | 460                          | ps       |
| Rise and Fall Times (20/80%) <sup>2</sup>                         | HCSL/Differential SSTL                                     | _                            | _    | 800                          | ps       |
| (=0,00,00)  | Differential CMOS, 15 pF, ≥80 MHz                          | _                            | 1.1  | 1.6                          | ns       |
| LVPECL Output Option  | Mid-level  |                              | _    | V <sub>DD</sub> – 1.34       | V        |
| (DC coupling, 50 $\Omega$ to $V_{DD} - 2.0 \text{ V})^2$          |  |                              | _    | .880                         | $V_{PK}$ |
| Low Power LVPECL Output Option                                    | Mid-level  | _                            | N/A  | 1                            | V        |
| Coupling, 100 $\Omega$ Differential Load) <sup>2</sup> Diff swing |  | .68                          | _    | .95                          | $V_{PK}$ |
| DS Output Option (2.5/3.3 V) Mid-level                            |  | 1.15                         | _    | 1.26                         | V        |
| $(R_{TERM} = 100 \Omega \text{ diff})^2$                          |  |                              | _    | 0.45                         | $V_{PK}$ |
| LVDS Output Option (1.8 V)  | Output Option (1.8 V) Mid-level                            |                              | _    | 0.96                         | V        |
| $(R_{TERM} = 100 \Omega \text{ diff})^2$                          | Diff swing   | 0.25                         | _    | 0.45                         | $V_{PK}$ |
|   | Mid-level  | 0.35                         | _    | .425                         | V        |
| HCSL Output Option <sup>2</sup>                                   | Diff swing   | 0.65                         | _    | .82                          | $V_{PK}$ |
|   | DC termination per pad                                     | 45                           | _    | 55                           | Ω        |
| 2   | V <sub>OH</sub> , sourcing 9 mA                            | V <sub>DD</sub> - 0.6        | _    | _                            | V        |
| CMOS Output Voltage <sup>2</sup>                                  | V <sub>OL</sub> , sinking 9 mA                             |                              | _    | 0.6                          | V        |
|   | SSTL-18  | .5 x V <sub>DD</sub> + 0.375 | _    | .5 x V <sub>DD</sub> - 0.375 | V        |
| SSTL Output Voltage <sup>2</sup>                                  | SSTL-2   | .5 x V <sub>DD</sub> + 0.48  | _    | .5 x V <sub>DD</sub> - 0.48  | V        |
|   | SSTL-3   | .45 x V <sub>DD</sub> + 0.48 | _    | .45 V <sub>DD</sub> – 0.48   | V        |
| Powerup Time  | From time V <sub>DD</sub> crosses min spec supply          | _                            | _    | 2                            | ms       |
| OE Deassertion to Clk Stop  | 22   | _                            | _    | 250 + 3 x T <sub>CLK</sub>   | ns       |
| Return from Output Driver Stopped Mode                            |  | _                            | _    | 250 + 3 x T <sub>CLK</sub>   | ns       |
| Return From Tri-State Time  |  | _                            | _    | 12 + 3 x T <sub>CLK</sub>    | μs       |
| Return From Powerdown Time  |  | _                            | _    | 2                            | ms       |
| David litter (4 sigms)  | Non-CMOS   | _                            | 1    | 2                            | ps RMS   |
| Period Jitter (1-sigma)   | CMOS, C <sub>L</sub> = 7 pF                                | _                            | 1    | 3                            | ps RMS   |
|   | 1.0 MHz – min(20 MHz, 0.4 x F <sub>OUT</sub> ),non-CMOS    | _                            | 0.6  | 1                            | ps RMS   |
| Integrated Phase Jitter   | 1.0 MHz – min(20 MHz, 0.4 x F <sub>OUT</sub> ),CMOS format | _                            | 0.7  | 1.5                          | ps RMS   |

#### Notes:

- 1. Inclusive of 25 C° initial frequency accuracy, operating temperature range, supply voltage change, output load change, 1st year aging at 25 C°, shock and vibration.
- 2. See AN409 for further details regarding output clock termination recommendations. SSTL minimum output voltage is minimum V<sub>OH</sub>. SSTL maximum output voltage is maximum V<sub>OL</sub>.


Rev. 0.2 9/08

### Copyright © 2008 by Silicon Laboratories

Si500D

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

## **Package Specifications**



**Table 1. Package Diagram Dimensions (mm)** 

| Dimension | Min       | Nom  | Max  |  |
|-----------|-----------|------|------|--|
| Α         | 0.80      | 0.85 | 0.90 |  |
| A1        | 0.00      | 0.03 | 0.05 |  |
| b         | 0.59      | 0.64 | 0.69 |  |
| D         | 3.20 BSC. |      |      |  |
| е         | 1.27 BSC. |      |      |  |
| Е         | 4.00 BSC. |      |      |  |
| L         | 0.95      | 1.00 | 1.05 |  |

| Dimension | Min  | Nom  | Max  |  |
|-----------|------|------|------|--|
| L1        | 0.00 | 0.05 | 0.10 |  |
| aaa       | _    | _    | 0.10 |  |
| bbb       | _    | _    | 0.10 |  |
| ccc       | _    | _    | 0.08 |  |
| ddd       | _    | _    | 0.10 |  |
| eee       | _    | _    | 0.05 |  |

**Table 2. Pad Connections** 

| 1 | OE   |
|---|--|
| 2 | NC—Make no external connection to this pin |
| 3 | GND  |
| 4 | Output                                     |
| 5 | Complementary Output                       |
| 6 | VDD  |

Figure 1. Recommended Land Pattern

Table 3. Tri-State/Powerdown/Driver Stopped Function on OE (3rd Option Code)

|       | Α      | В      | С      | D      | E       | F       |
|-------|--------|--------|--------|--------|---------|---------|
| Open  | Active | Active | Active | Active | Active  | Active  |
| 1     | Active | Tri-   | Active | Power- | Active  | Driver  |
| Level |        | State  |        | down   |         | Stopped |
| 0     | Tri-   | Active | Power- | Active | Driver  | Active  |
| Level | State  |        | down   |        | Stopped |         |




Figure 2. Top Mark




2 Rev. 0.2

## **Environmental Compliance**

| Parameter                    | Conditions/Test Method            |  |  |
|------------------------------|-----------------------------------|--|--|
| Mechanical Shock             | MIL-STD-883, Method 2002.4        |  |  |
| Mechanical Vibration         | MIL-STD-883, Method 2007.3 A      |  |  |
| Resistance to Soldering Heat | MIL-STD-202, 260 C° for 8 seconds |  |  |
| Solderability                | MIL-STD-883, Method 2003.8        |  |  |
| Damp Heat                    | IEC 68-2-3                        |  |  |
| Moisture Sensitivity Level   | J-STD-020, MSL 3                  |  |  |

#### **Ordering Information**

The Si500D supports a variety of options including frequency, output format, supply voltage, and tristate/powerdown. Specific device configurations are programmed into the Si500D at time of shipment. Configurations are specified using the figure below. Silicon Labs provides a web-based part number utility that can be used to simplify part number configuration. Refer to www.silabs.com/XOPartNumber to access this tool. The Si500D XO series is supplied in a ROHS-compliant, Pb-free, 6-pad, 3.2 x 4.0 mm package. Tape and reel packaging is available as an ordering option.





# **Si500D**

# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669

Toll Free: 1+(877) 444-3032 Email: XOinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.



4 Rev. 0.2