

# DUAL FREQUENCY CRYSTAL OSCILLATOR (XO) 100 kHz to 250 MHz

#### **Features**

- Supports any frequency from 100 kHz to 250 MHz
- Two selectable output frequencies
- 1 ps phase jitter (rms, max)
- 2 to 4 week lead times
- Total stability includes 10-year aging
- Comprehensive production test coverage includes crystal ESR and DLD
- On-chip LDO regulator for power supply noise filtering

- 3.3, 2.5, or 1.8 V operation
- Differential (LVPECL, LVDS, HCSL) or CMOS output options
- Optional integrated 1:2 CMOS fanout buffer
- Runt suppression on OE and power on
- Industry standard 5x7 and 3.2x5 mm packages
- Pb-free, RoHS compliant
- −40 to 85 °C operation



### **Applications**


- SONET/SDH/OTN
- Gigabit Ethernet
- Fibre Channel/SAS/SATA
- PCI Express

- Broadcast video
- Switches/routers
- Telecom
- FPGA/ASIC clock generation

# **Description**

The Si512/513 dual frequency XO utilizes Silicon Laboratories' advanced PLL technology to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO where a different crystal is required for each output frequency, the Si512/513 uses one fixed crystal and Silicon Labs' proprietary any-frequency synthesizer to generate any frequency across this range. This IC-based approach allows the crystal resonator to provide enhanced reliability, improved mechanical robustness, and excellent stability. In addition, this solution provides superior supply noise rejection, simplifying low jitter clock generation in noisy environments. The Si512/513 is factory-configurable for a wide variety of user specifications, including frequency, supply voltage, output format, output enable polarity, and stability. Specific configurations are factory-programmed at time of shipment, eliminating long lead times and non-recurring engineering charges associated with custom frequency oscillators.

# **Functional Block Diagram**



#### Pin Assignments: See page 10. 6 VDE 2 5 Œ 4 GND 3 Si512 CMOS Dual XO 6 VDD Œ 5 FS 2 NC GND 3 4 CLK Si513 CMOS Dual XO 6 FS 2 5 Œ CLK-4 GND CLK+ Si512 LVDS/LVPECL/HCSL/CMOS **Dual XO** 6 VDD 5 2 CLK-4

Si513 LVDS/LVPECL/HCSL/CMOS Dual XO



# TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Pin Descriptions	9
2.1. Dual CMOS Buffer	10
3. Ordering Information	11
4. Si512/513 Mark Specification	
5. Package Outline Diagram, 5 x 7 mm, 6-pin	13
6. PCB Land Pattern: 5 x 7 mm, 6-pin	14
7. Package Outline Diagram: 3.2 x 5.0 mm, 6-pin	15
8. PCB Land Pattern: 3.2 x 5.0 mm	16
Contact Information	18

# 1. Electrical Specifications

**Table 1. Operating Specifications** 

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_A$  = –40 to +85  $^{\rm o}C$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Supply Voltage	$V_{DD}$	3.3 V option	2.97	3.3	3.63	V
		2.5 V option	2.25	2.5	2.75	V
		1.8 V option	1.71	1.8	1.89	V
Supply Current	I <sub>DD</sub>	CMOS, 100 kHz, single-ended	_	17	27	mA
		LVDS (output enabled)	_	21	26	mA
		LVPECL (output enabled)	_	37	42	mA
		HCSL (output enabled)	_	32	35	mA
		Tristate (output disabled)	_	—	18	mA
FS, OE "1" Setting	V <sub>IH</sub>	See Note	0.75 x V <sub>DD</sub>	_	_	V
FS, OE "0" Setting	V <sub>IL</sub>	See Note	_	_	0.25x V <sub>DD</sub>	V
FS, OE Internal Pull- Up/Pull-Down Resistor*	R <sub>I</sub>		_	45	_	kΩ
Operating Temperature	T <sub>A</sub>		-40		85	°C

**Note:** Active high and active low polarity OE options available. Active high uses internal pull-up. Active low uses internal pull-down. See ordering information on page 10.



# **Table 2. Output Clock Frequency Characteristics**

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_A$  = -40 to +85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Nominal Frequency	F <sub>O</sub>	CMOS	0.1	_	212.5	MHz
	F <sub>O</sub>	LVDS/LVPECL/HCSL	0.1	_	250	MHz
Total Stability		Frequency Stability Grade C <sup>1</sup>	-30		+30	ppm
		Frequency Stability Grade B <sup>2</sup>	-50		+50	ppm
		Frequency Stability Grade A <sup>2</sup>	-100		+100	ppm
Temperature Stability		Frequency Stability Grade C	-20		+20	ppm
		Frequency Stability Grade B	-25		+25	ppm
		Frequency Stability Grade A	-50		+50	ppm
Startup Time	T <sub>SU</sub>	Minimum $V_{DD}$ to output frequency ( $F_{O}$ ) within specification	_	_	10	ms
Disable Time	T <sub>D</sub>	F <sub>O</sub> ≥ 10 MHz	_	_	25	μs
		F <sub>O</sub> < 10 MHz	_	_	60	μs
Settling Time after FS Change	t <sub>FRQ</sub>		_	_	10	ms

- 1. Total stability includes initial accuracy, operating temperature, supply voltage change, load change, and shock and vibration (not under operation), and 1 year aging at 25 °C.
- 2. Total stability includes initial accuracy, operating temperature, supply voltage change, load change, shock and vibration (not under operation), and 10 years aging at 40 °C.

# **Table 3. Output Clock Levels and Symmetry**

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_A$  = –40 to +85  $^{\rm o}C$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
CMOS Output Logic High	V <sub>OH</sub>		0.85 x V <sub>DD</sub>	_	_	V
CMOS Output Logic Low	V <sub>OL</sub>		_	_	0.15 x V <sub>DD</sub>	V
CMOS Output Logic	I <sub>OH</sub>	3.3 V	-8	_	_	mA
High Drive		2.5 V	-6	_	_	mA
		1.8 V	-4	_	_	mA
CMOS Output Logic	I <sub>OL</sub>	3.3 V	8	_	_	mA
Low Drive		2.5 V	6	_	_	mA
		1.8 V	4	_	_	mA
CMOS Output Rise/Fall Time	T <sub>R</sub> /T <sub>F</sub>	0.1 to 125 MHz, C <sub>L</sub> = 15 pF	_	_	1.9	ns
(20 to 80% V <sub>DD</sub> )		0.1 to 212.5 MHz, C <sub>L</sub> = no load	_	1	_	ns
LVPECL/HCSL Output Rise/Fall Time	T <sub>R</sub> /T <sub>F</sub>		_	_	520	ps
LVDS Output Rise/Fall Time	T <sub>R</sub> /T <sub>F</sub>		_	_	800	ps
LVPECL Output Common Mode	V <sub>OC</sub>	50 Ω to V <sub>DD</sub> – 2 V, single-ended	_	V <sub>DD</sub> – 1.4 V	_	V
LVPECL Output Swing	V <sub>O</sub>	50 Ω to V <sub>DD</sub> – 2 V, single-ended	0.55	0.8	0.95	V <sub>PPSE</sub>
LVDS Output Common	V <sub>OC</sub>	100 $\Omega$ line-line, V <sub>DD</sub> = 3.3/2.5 V	1.13	1.20	1.28	V
Mode		100 $\Omega$ line-line, V <sub>DD</sub> = 1.8 V	0.83	0.90	0.97	V
LVDS Output Swing	V <sub>O</sub>	Single-ended, 100 Ω differential termination	0.25	0.35	0.45	V <sub>PPSE</sub>
HCSL Output Common Mode	V <sub>OC</sub>	50 $\Omega$ to ground	0.35	0.38	0.40	V
HCSL Output Swing	Vo	Single-ended	0.58	0.73	0.85	V <sub>PPSE</sub>
Duty Cycle	DC	All Output Formats	45	50	55	%



# **Table 4. Output Clock Jitter and Phase Noise**

 $V_{DD}$  = 2.5 or 3.3 V ±10%,  $T_A$  = -40 to +85 °C; Output Format = LVPECL

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Period Jitter (RMS)	JPRMS	10k samples <sup>1</sup>	_	_	1.2	ps
Period Jitter (Pk-Pk)	JPPKPK	10k samples <sup>1</sup>	_	_	11	ps
Phase Jitter (RMS)	Lφ	1.875 MHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)	_	0.31	0.55	ps
		12 kHz to 20 MHz integration bandwidth <sup>2</sup>	_	0.8	1.0	ps
Phase Noise,	φΝ	100 Hz	_	-85	_	dBc/Hz
156.25 MHz		1 kHz	_	-110	_	dBc/Hz
		10 kHz	_	-115	_	dBc/Hz
		100 kHz	_	-120	_	dBc/Hz
		1 MHz	_	-135	_	dBc/Hz
Additive RMS	JPSR	10 kHz sinusoidal noise	_	<0.5	_	ps
Jitter Due to External Power Supply Noise <sup>3</sup>		100 kHz sinusoidal noise	_	1	_	ps
		500 kHz sinusoidal noise	_	1	_	ps
		1 MHz sinusoidal noise	_	1	_	ps
Spurious	SPR	LVPECL output, 156.25 MHz, offset > 10 kHz	_	<b>–</b> 75	_	dBc

- **1.** Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5, 250 MHz.
- **2.** Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 and 250 MHz.
- 3. 156.25 MHz. Increase in jitter on output clock due to sinewave noise added to VDD (2.5/3.3 V = 100 mVPP, 1.8 V = 50 mVPP).

Table 5. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Units
Maximum Operating Temperature	T <sub>AMAX</sub>	85	°C
Storage Temperature	T <sub>S</sub>	-55 to +125	°C
Supply Voltage	$V_{DD}$	-0.5 to +3.8	V
Input Voltage (any input pin)	V <sub>I</sub>	–0.5 to V <sub>DD</sub> + 0.3	V
ESD Sensitivity (HBM, per JESD22-A114)	НВМ	2	kV
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>	260	°C
Soldering Temperature Time at T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup>	T <sub>P</sub>	20–40	sec

#### Notes

- 1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- **2.** The device is compliant with JEDEC J-STD-020C.

# **Table 6. Environmental Compliance and Package Information**


Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Moisture Sensitivity Level	MSL 1
Contact Pads	Gold over Nickel

### **Table 7. Thermal Characteristics**

Parameter	Symbol	Test Condition	Value	Units
Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still air	110	°C/W



# 2. Pin Descriptions



\*Note: Supports integrated 1:2 CMOS buffer. See section 2.1 "Dual CMOS Buffer" and section 3 "Ordering Information".

Table 8. Si512 Pin Descriptions (CMOS, OE Pin 2)

Pin	Name	CMOS Function
1	FS	Frequency Selected.
		0 = First frequency selected.
		1 = Second frequency selected.
2	OE	Output Enable. Internal pull-up for OE active high. Pull-down for OE active low. See ordering information.
3	GND	Electrical and Case Ground.
4	CLK	Clock Output.
5	NC	No connect. Make no external connection to this pin.
6	$V_{DD}$	Power Supply Voltage.

Table 9. Si513 Pin Descriptions (CMOS, OE Pin 1)

Pin	Name	CMOS Function
1	OE	Output Enable. Internal pull-up for OE active high. Pull-down for OE active low. See ordering information.
2	FS	Frequency Selected.
		0 = First frequency selected.
		1 = Second frequency selected.
3	GND	Electrical and Case Ground.
4	CLK	Clock Output.
5	NC	No connect. Make no external connection to this pin.
6	$V_{DD}$	Power Supply Voltage.

Table 10. Si512 Pin Descriptions (OE Pin 2)

Pin	Name	LVPECL/LVDS/HCSL/Dual CMOS Function
1	FS	Frequency Selected.
		0 = First frequency selected.
		1 = Second frequency selected.
2	OE	Output Enable. Internal pull-up for OE active high. Pull-down for OE active low. See ordering information.
3	GND	Electrical and Case Ground.
4	CLK+	Clock Output.
5	CLK-	Complementary Clock Output.
6	$V_{DD}$	Power Supply Voltage.

Pin	Name	LVPECL/LVDS/HCSL/Dual CMOS Function
1	OE	Output Enable. Internal pull-up for OE active high. Pull-down for OE active low. See ordering information.
2	FS	Frequency Selected.  0 = First frequency selected.  1 = Second frequency selected.
3	GND	Electrical and Case Ground.
4	CLK+	Clock Output.
5	CLK-	Complementary Clock Output.
6	$V_{DD}$	Power Supply Voltage.

### 2.1. Dual CMOS Buffer

Dual CMOS output format ordering options support either complementary or in-phase output signals. This feature enables replacement of multiple XOs with a single Si512/13 device.





Figure 1. Integrated 1:2 CMOS Buffer Supports Complementary or In-Phase Outputs



# 3. Ordering Information

The Si512/513 supports a wide variety of options including frequency, stability, output format, and  $V_{DD}$ . Specific device configurations are programmed into the Si512/513 at time of shipment. Configurations can be specified using the Part Number Configuration chart below. Silicon Labs provides a web browser-based part number configuration utility to simplify this process. Refer to <a href="https://www.silabs.com/VCXOpartnumber">www.silabs.com/VCXOpartnumber</a> to access this tool and for further ordering instructions. The Si512/513 XO series is supplied in industry-standard, RoHS compliant, lead-free, 3.2 x 5.0 mm and 5 x 7 mm packages. Tape and reel packaging is an ordering option.



**Figure 2. Part Number Convention** 

Example part number: 512PCA000104BAGR:


The series prefix, 512, indicates the device is a Dual CMOS XO with the OE function on pin 2. The output format code P specifies the outputs are dual in-phase CMOS with a 2.5 V supply. The frequency stability code C indicates a total stability of  $\pm$  30 ppm. The frequency select and output enable code A specifies that the two frequencies are listed in ascending order, with the output frequency f0 (the lower frequency) selected when FS=0, and f1 (the higher frequency) selected when FS = 1. The device's output enable polarity is active High.

The six-digit code is 000104. As specified by the part number lookup utility at www.silabs.com/VCXOpartnumber, f0 is 155.52 MHz (the lower frequency) and f1 is 156.25 MHz (the higher frequency). The package code B refers to the 3.2 x 5 mm footprint with six pins. The last A refers to the product revision, G indicates the temperature range (–40 to +85°C), and R means the device ships in tape and reel format.



# 4. Si512/513 Mark Specification

Figure 3 illustrates the mark specification for the Si512/13. Use the part number configuration utility located at: <a href="https://www.silabs.com/VCXOpartnumber">www.silabs.com/VCXOpartnumber</a> to cross-reference the mark code to a specific device configuration.



2 = Si512, 3 = Si513 CCCCC = mark code TTTTTT = assembly manufacturing code YY = year WW = work week

Figure 3. Top Mark



# 5. Package Outline Diagram, 5 x 7 mm, 6-pin

Figure 4 illustrates the package details for the  $5 \times 7$  mm Si512/513. Table 12 lists the values for the dimensions shown in the illustration.




Figure 4. Si512/513 Outline Diagram

Dimension	Min	Nom	Max
A	1.50	1.65	1.80
b	1.30	1.40	1.50
С	0.50	0.60	0.70
D	5.00 BSC.		
D1	4.30	4.40	4.50
е	2.54 BSC.		
E	7.00 BSC.		
E1	6.10	6.20	6.30
Н	0.55	0.65	0.75
L	1.17	1.27	1.37
L1	0.05	0.10	0.15
р	1.80	_	2.60
R	0.70 REF.		
aaa	0.15		
bbb	0.15		
CCC	0.10		
ddd	0.10		
eee	0.05		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.



# 6. PCB Land Pattern: 5 x 7 mm, 6-pin

Figure 5 illustrates the 5 x 7 mm PCB land pattern for the Si512/513. Table 13 lists the values for the dimensions shown in the illustration.




Figure 5. Si512/513 PCB Land Pattern

Table 13. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	4.20
E	2.54
X1	1.55
Y1	1.95

### Notes:

### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

### Solder Mask Design

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \mu m$  minimum, all the way around the pad.

#### Stencil Design

- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1.

### **Card Assembly**

- **9.** A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



# 7. Package Outline Diagram: 3.2 x 5.0 mm, 6-pin

Figure 6 illustrates the package details for the  $3.2\,$  x  $5.0\,$  mm Si512/513. Table 14 lists the values for the dimensions shown in the illustration.




Figure 6. Si512/513 Outline Diagram

Table 44	Deelsess	D:	D:	.:	/ \	
Table 14.	Package	Diagram	Dimens	sions	(mm)	)

Dimension	Min	Nom	Max
Α	1.06	1.17	1.28
b	1.10	1.20	1.30
С	0.70	0.80	0.90
D		3.20 BSC	
D1	2.55	2.60	2.65
е	2.54 BSC		
f	0.40 TYP		
E		5.00 BSC	
E1	4.35	4.40	4.45
Н	0.40	0.50	0.60
L	0.90	1.00	1.10
L1	0.05	0.10	0.15
р	1.17	1.27	1.37
aaa		0.15	
bbb	0.15		
CCC	0.10		
ddd	0.10		
eee	0.05		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.



# 8. PCB Land Pattern: 3.2 x 5.0 mm

Figure 7 illustrates the  $3.2 \times 5.0$  mm PCB land pattern for the Si512/513. Table 15 lists the values for the dimensions shown in the illustration.




Figure 7. Si512/513 Recommended PCB Land Pattern

**Table 15. PCB Land Pattern Dimensions (mm)** 

Dimension	(mm)
C1	2.60
E	1.27
X1	0.80
Y1	1.70

### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

### Solder Mask Design

**5.** All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

### Stencil Design

- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- **8.** The ratio of stencil aperture to land pad size should be 1:1.

### **Card Assembly**

- 9. A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





# Si512/513

# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

