
# B\_(X)T-1W Series 1W,FIXED INPUT, ISOLATED & UNREGULATED single OUTPUT, SMD DC-DC CONVERTER



### FEATURES

#### **APPLICATIONS**

The B\_(X)T-1W Series are specially designed for applications where a group of polar power supplies are isolated from the input power supply in a distributed power supply system on a circuit board. These products apply to:

- Where the voltage of the input power supply is fixed (voltage variation ≤ ±10%);
- Where isolation is necessary between input and output (isolation voltage ≤1000VDC);
- Where the regulation of the output voltage and the output ripple noise are not demanding.

Such as: purely digital circuits, ordinary low frequency analog circuits, and IGBT power device driving circuits.

## MODEL SELECTION

B0505(X)I-1W	
	Power
Packa	ge Style
Output	Voltage
Input V	/oltage
Produc	ct Series

PRODUCT PROGRAM							
	In	Input		Output			
Part Number	Voltage (VDC)		Voltage	Current (mA)		Efficiency (%, Typ.)	UL CE
	Nominal	Range	(VDC)	Max	Min		
B0303(X)T-1W	3.3	3.0-3.6	3.3	303	30	73	
B0305(X)T-1W	5.5	3.0-3.0	5	200	20	74	
B0503(X)T-1W			3.3	303	30	72	
B0505(X)T-1W			5	200	20	77	UL, CE
B0509(X)T-1W	5	4.5-5.5	9	111	12	76	UL, CE
B0512(X)T-1W			12	84	9	79	UL, CE
B0515(X)T-1W			15	67	7	78	UL, CE
B1205(X)T-1W			5	200	20	69	UL, CE
B1209(X)T-1W	12	10.8-13.2	9	111	12	73	UL, CE
B1212(X)T-1W		10.8-13.2	12	84	9	73	UL, CE
B1215(X)T-1W			15	67	7	74	UL, CE
B2403(X)T-1W			3.3	300	30	69	
B2405(X)T-1W	24		5	200	20	70	
B2409(X)T-1W		21.6-26.4	9	110	11	72	
B2412(X)T-1W			12	83	8	75	
B2415(X)T-1W		I		15	67	7	76
B2424(X)T-1W			24	42	4	77	

Note :1.the B\_XT-1W series have no 3,6,7 pin. For example B0505XT-1W.

2. B\_XT-1W :UL-60950-1 pending.

OUTPUT SPECIFICATIONS						
Item	Test Conditions	Min	Тур.	Max	Units	
Output power				1	W	
Line regulation	For Vin change of 1%(3.3V				0/	
	For Vin change of 1%(Others)			±1.2	- %	
	10% to 100% load (3.3V output)		15	20	20 15 15 %	
	10% to 100% load (5V output)		12.8	15		
Load regulation	10% to 100% load (9V output)		8.3	15		
	10% to 100% load (12V output)		6.8	15		
	10% to 100% load (15V output)		6.3	15		
Output voltage accuracy	See tolerance en	See tolerance envelope graph				
Temperature drift	100% full load			0.03	%/°C	
Output ripple &Noise*	20MHz Bandwidth		50	75	mVp-p	
Quitabing fragmanau	Full load, nominal input(5/12V)		100		KHz	
Switching frequency	Full load, nominal input(24V)		500		1	

\*test ripple and noise by "parallel cable" method. See detailed operation instructions at Testing of Power Converter section, application notes. Note:

1.All specifications measured at T<sub>A</sub>=25°C, humidity<75%, nominal input voltage and rated output load unless otherwise specified.


2.See below recommended circuits for more details.




RSG Electronic Components GmbH • Sprendlinger Landstr. 115 • D-63069 Offenbach/Germany Tel. +49 69 984047-0 • Fax +49 69 984047-77 • info@rsg-electronic.de • www.rsg-electronic.de Änderungen vorbehalten / subject to change without notice

COMMON SPECIFICATION					
Item	Test Conditions	Min	Тур	Max	Units
Storage humidity				95	%
Operating temperature		-40		85	
Storage temperature		-55		125	°C
Temp. rise at full load			15	25	C
Lead temperature	1.5mm from case for 10 seconds			260	
Cooling		Free air convection			
Isolation voltage	Tested for 1 minute and 1mA max	1000			VDC
Isolation resistance	Test at 500VDC	1000			MΩ
Short circuit protection		1 second(Max)			
Case material		Plastic(UL94-V0)			
MTBF		3500			K Hours
Weigh				1.41	g


#### **TYPICAL CHARACTERISTICS**



### **RECOMMENDED REFLOW SOLDERING PROFILE**




### **OUTLINE DIMENSIONS & FOOTPRINT DETAILS**





Note: Unit:mm(inch) Pin section:0.60\*0.25mm(0.024\*0.010inch) Pin tolerances:±0.10mm(±0.004inch) General tolerances:±0.15mm(±0.006inch)



# Pin Single Duals

1	GND	GND				
2	Vin	Vin				
4	0V	0V				
5	+V0	+Vo				
3,6,7	NC	NO Pin				
8 NC NC						
NC:No Connection						


### **APPLICATION NOTE**

#### Requirement on output load

To ensure this module can operate efficiently and reliably, During operation, the minimum output load is not less than 10% of the full load, and that this product should never be operated under no load! If the actual output power is very small, please connect a resistor with proper resistance at the output end in parallel to increase the load.

#### **Recommended testing circuit**

If you want to further decrease the input/output ripple, an "LC" filtering network may be connected to the input and output ends of the DC/DC converter, see (Figure 1).



It should also be noted that the inductance and the frequency of the "LC" filtering network should be staggered with the DC/DC frequency to avoid mutual interference. However, the capacitance of the output filter capacitor must be proper. If the capacitance is too big, a startup problem might arise. For every channel of output, provided the safe and reliable operation is ensured, the greatest capacitance of its filter capacitor sees (Table 1).


#### EXTERNAL CAPACITOR TABLE (Table 1)

~	ATENNAL OAI AOTTON TABLE (Table						
	Vin	Cin	Vout	Cout			
	(VDC)	(uF)	(VDC)	(uF)			
	3.3	4.7	3.3	10			
	5	4.7	/5	10			
	12	2.2	9	4.7			
	24	0.47	12	2.2			
	-	-	15	1			
	-	-	24	0.47			

It's not recommend to connect any external capacitor in the application field with less than 0.5 watt output.

# Output Voltage Regulation and Over-voltage Protection Circuit

The simplest device for output voltage regulation, over-voltage and over-current protection is a linear voltage regulator with overheat protection that is connected to the input or output end in series (Figure2).



# Overload Protection

Under normal operating conditions, the output circuit of these products has no protection against over-current and short-circuits. The simplest method is to connect a self-recovery fuse in series at the input end or add a circuit breaker to the circuit.

#### No parallel connection or plug and play.

#### Specifications subject to change without notice.

B\_(X)T-1W

Downloaded from Elcodis.com electronic components distributor