


SM5901AF compression and non compression type anti-shock memory controller with built-in 1M DRAM


Overview

The SM5901 is a compression and non compression type anti-shock memory controller with built-in 1M DRAM LSI for compact disc players. The compression level can be set in 4 levels, and external 1M DRAM can be connected to expand the memory to 2M bits. Digital attenuator, soft mute and related functions are also incorporated. It operates from a 2.7 to 3.3 V wide supply voltage range.




Features

- 2-channel processing
- Serial data input
- •2s complement, 16-bit/MSB first, rear-packed format
- System clock input
- •384fs (16.9344 MHz)
- Anti-shock memory controller
- ADPCM compression method
- •4-level compression mode selectable 4-bit compression mode 2.78 s/Mbit 5-bit compression mode 2.22 s/Mbit 6-bit compression mode 1.85 s/Mbit Full-bit non compression mode 0.70 s/Mbit
- •External memory can be connected 2×1M DRAM (256K×4 bits) Internal and external 1M DRAMS
- 1×1M DRAM (256)×4 bits) Only internal 1M DRAM
- Compression mode selectable
- Microcontroller interface
 Serial command white and state read-out
- •Data residual quantity detector: 15-bit operation, 16-bit output



Package dimensions (Unit: mm)

44-pin QFP



Pin description

Pin number	Pine name	I/O	Function	Set	ting
				H	L
1	VDD2	-	VDD supply pin	\square	
2	UC1	Ip/O	Microcontroller interface extension I/O 1		
3	UC2	Ip/O	Microcontroller interface extension I/O 2		
4	UC3	Ip/O	Microcontroller interface extension I/O 3		
5	UC4	Ip/O	Microcontroller interface extension $I/O(4)$		
6	VSS2	-	Ground		\backslash
7	NTEST1	Ip	Test pin		Test
8	NTEST2	Ip	Test pin		Test
9	CLK	Ι	16.9344 MHz clock puput	\mathcal{V}	
10	VSS1	-	Ground)	
11	YSRDATA	Ι	Audio serial input data		
12	YLRCK	Ι	Audio serial ipput LR clock	Left channel	Right channe
13	YSCK	Ι	Audio serial input bit slock		
14	ZSCK	0	Audio serial output bit clock		
15	ZLRCK	0	Audio serial output LR clock	Left channel	Right channe
16	ZSRDATA	0	Audio serial output data		
17	YFLAG	Ι	Signal processor IC RAM overflow flag		Overflow
18	YFCLK	Ι	Crystal-controlled frame clock		
19	YBLKCK	Ι	Subsode block clock signal		
20	NRESET	Ι	System reset pin		Reset
21	ZSENSE	0	Microcontroller interface status output		
22	VDD1	-	VDD supply pin		
23	YDMUTE 🧹		Førced mute pin	Mute	
24	YMLD		Microcontroller interface latch clock		
25	YMDATA	I	Microcontroller interface serial data		
26	YMCLK		Migrocontroller interface shift clock		
27	NTEST4	Ip	Test pin		Test
28	NCAS2	\mathcal{F}	DRAM CAS control		
29	D2	71/0	DRAM data input/output 2		
30	D3	I/O	DRAM data input/output 3		
31		I/O/	DRAM data input/output 0		
32		10/	DRAM data input/output 1		
33	/ NWE	6	DRAM WE control		
34	NRAS	. 0	DRAM RAS control		
35	NTESTA	Ip	Test pin		Test
36	A8	0	DRAM address 8		
37	A7	0	DRAM address 7		
38	A6	0	DRAM address 6		
39	AS	0	DRAM address 5		
40	AN	0	DRAM address 4		
40	A0	0	DRAM address 4		
42	Al	0	DRAM address 0		
43	A2	0	DRAM address 1 DRAM address 2		
43	A2 A3	0	DRAM address 2 DRAM address 3		
	A3	0			

Ip : Input pin with pull-up resistor Ip/O : Input/Output pin (With pull-up resistor when a input mode)

And in case that only internal 1M DRAM is used, 28, 33, 34, 36 to 44 pin are high impedance, and 29 to 32 pin are input pull up mode. Downloaded from <u>Elcodis.com</u> electronic components distributor

Absolute maximum ratings

		(VSS = 0V, VDD pin vo	ltage = VDD)
Parameter	Symbol	Rating	Unit
Supply voltage	VDD	- 0.3 to 4.6	V
Input voltage	VI	Vss - 0.3 to Vdd + 0.3	V
Storage temperature	Tstg	- 55 to 125	°C
Power dissipation	PD	600	mW
Soldering temperature	Tsld	255	°C
Soldering time	tsld	10	sec

(*1) Refer to pin summary on the next page.

Note. Values also apply for supply inrush and switch-off.

Electrical characteristics

Recommended operating conditions

		(VSS = 0V, V	VDD pin va	tage = VDD)	
Parameter	Symbol	Rating	\sum	Unit	V
Supply voltage	Vdd	2.7 to 3.3	$\overline{\langle}$	XX	
Operating temperature	Topr	0 to 70	\leq	°¢/	

DC characteristics

Standard voltage: (VDD = 2.7 to 3.3 V/V(\$S = 0 V, Ta = 0 to 70°C)

Parameter	Pin C	Sym	ibol	Condition		Rating		Unit
			$ \sum$		Min	Тур	Max	
Current consumption	/ypb		R C	(*A)SHPRF ON		60		mA
	$ $ $^{\prime}$ $^{\prime}$	\searrow	\sum	(*A)Through mode		60		mA
Input voltage	CLK	Hlevel	Тіні		0.7Vdd			V
		L level	VIL1				0.3Vdd	V
	(_/		VINAC	AC coupling	0.3			VP-P
	(*2,3,4,5)	H level	VIH2		0.7Vdd			V
	$\bigcirc \diagdown$	L level	VIL2				0.3Vdd	V
Output voltage	(*4,6)	H level	Voh1	Iон = - 0.5 mA	Vdd - 0.4			V
h	\sum	L level	Vol1	IOL = 1 mA			0.4	V
	(*5)	H level	Voh2	Iон = - 0.5 mA	Vdd - 0.4			V
	$\nabla \mathcal{V}$	L level	Vol2	IOL = 1 mA			0.4	V
Input Current	// сі	LK	IIH1	$V_{\rm IN}=V_{\rm DD}$	15	30	60	μΑ
	\mathcal{D}		IIL1	$V_{\rm IN}{=}0V$	15	30	60	μΑ
	(*3	3,4)	IIL2	$V_{\rm IN}{=}0V$	1.5	3	15	μΑ
Input leakage current	2 ,3	3,4,5)	ILH1	$V_{\rm IN} = V_{\rm DD}$			1.0	μΑ
)/ (*2	2,5)	Ill	$V_{\rm IN}{=}0V$			1.0	μΑ
Output leakage current	(*	7)	Izн	$V_{OUT} = V_{DD}$			1.0	μΑ
			Izl	$V_{OUT} = 0V$			1.0	μΑ

(*A) VDD = 3 V, CLK input frequency fxTI= 384fs = 16.9344 MHz, all outputs unloaded, SHPRF: Shock-proof,

typical values are for VDD = 3 V.

<Pin summary>

(*1)	Pin function	Clock input pin (AC input)
(*1)	Pin Tunction Pin name	CLK
(*2)	Pin function	Schmitt input pins
(*2)	Pin name	YSRDATA, YLRCK, YSCK, YFLAG, YFCLK, NRESET,
	1 in name	YBLKCK, YDMUTE, YMLD, YMDATA, YM2LK
(*3)	Pin function	Schmitt input pin with pull-up
(3)	Pin name	NTEST1, NTEST2, NTEST3, NTE \$ T4
(*4)	Pin function	I/O pins (Schmitt input with pull-up in input state)
(+)	Pin name	UC1, UC2, UC3, UC4
(*5)	Pin function	I/O pins (Schmitt input in ip put state)
(5)	Pin name	D0, D1, D2, D3
(*6)	Pin function	Outputs
(0)	Pin name	ZSCK, ZLRCK, ZSRDATA, ZSBNSE
(*7)	Pin function	Outputs
	Pin name	NCAS2, NWE, NRAS, A0, A1, A2, A3, A4, A5, A6, A7, A8
	1	
		\bigcirc \checkmark \checkmark
		\sim
		\sim
	\bigcap	
	\sim	
1		
L	\sim	//
	$\langle \langle \rangle$	
		\mathcal{V}

AC characteristics


Standard voltage: VDD = 2.7 to 3.3 V, VSS = 0 V, Ta = 0 to 70 $^{\circ}$ C

(*) Typical values are for fs = 44.1 kHz

System clock (CLK pin)

Parameter	Symbol		Condition			Rating	\ \	Unit
		S	ystem clock	Mi	in /	Тур	Max	
Clock pulsewidth (HIGH level)	tсwн			20	55	29.5	125	ns
Clock pulsewidth (LOW level)	tcwl			20	$\left\{ \right\}$	29.5	125	ns
Clock pulse cycle	tcy		384fs	50	5	59	250	ns
CLK -		-t _{сwн} — t _{су}					$0.5V_{DD}$	
arial input (YSRDATA, YLR	CK. YSCK	(pins)		$\langle \rangle$				
erial input (YSRDATA, YLR	CK, YSCK		Radii			Unit	Con	dition
	CK, YSCK	C pins)	Rafin Min Typ		ax	Unit	Cone	dition
					ax	Unit	Cone	dition
Parameter	vel)	Symbol	Min Tyr		ax		Cone	dition
Parameter YSCK pulsewidth (HIGH let	vel)	Symbol	Min Ty 75		ax	ns	Con	dition
Parameter YSCK pulsewidth (HIGH lev YSCK pulsewidth (LOW lev	vel)	Symbol tBCWH tBCWE	Min Tyr 75 75		ax	ns ns	Cone	dition
Parameter YSCK pulsewidth (HIGH lev YSCK pulsewidth (LOW lev YSCK pulse cycle	vel)	Symbol tBCWH tBCWL tBCY	Min Tyr 75 159		ax	ns ns ns		dition
Parameter YSCK pulsewidth (HIGH le YSCK pulsewidth (LOW lev YSCK pulse cycle YSRDATA setup time	vel) /el)	Symbol TBCWH (BCWL (BCWL (BCWL) (BCWL	Min Tyr 75 75 150 50		ax	ns ns ns ns		dition
Parameter YSCK pulsewidth (HIGH lev YSCK pulsewidth (LOW lev YSCK pulse cycle YSRDATA setup time YSRDATA hold time	vel) /el) K edge	Symbol BCWH BCWL BCWL tBCY tDS tDH	Min Tyr 75 159 50 50		ax	ns ns ns ns ns		dition
Parameter YSCK pulsewidth (HIGH lev YSCK pulsewidth (LOW lev YSCK pulse cycle YSRDATA setup time YSRDATA hold time Last YSCK rising edge to YDRC	vel) /el) K edge	Symbol TBCWH TBCWH TBCWD TBCWD TBCWD TBCWD TBCWD TBCWD TBCWD	Min Typ 75 75 150 50 50 50			ns ns ns ns ns ns ns	Cond Memory s	
Parameter YSCK pulsewidth (HIGH lev YSCK pulsewidth (LOW lev YSCK pulse cycle YSRDATA setup time YSRDATA hold time Last YSCK rising edge to YDRC	vel) /el) K edge	Symbol TBCWH TBCWH TBCWD TBCWD TBCWD TBCWD TBCWD TBCWD TBCWD	Min Typ 75 75 150 50 50 50 50 50			ns ns ns ns ns ns ns	Memory	
YSCK pulsewidth (HIGH lev YSCK pulsewidth (LOW lev YSCK pulse cycle YSRDATA setup time YSRDATA hold time Last YSCK rising edge to YDRC YLRCK edge to first YSCK risin	vel) /el) K edge	Symbol TBCWH TBCWH TBCWD TBCWD TBCWD TBCWD TBCWD TBCWD TBCWD	Min Typ 75 75 150 50 50 50 50 50		fs	ns ns ns ns ns ns ns	Memory	system Of N=H)

Note. When the memory system is OFF (through mode), the input data rate is synchronized to the system clock input (384fs), so input 7384 of this frequency. But, this IC can tolerate a certain amount of jitter. For details, refer to Through-mode data needs to be at




Microcontroller interface (YMCLK, YMDATA, YMLD, ZSENSE pins)

	er Syı	mbol		Rating		Unit
			Min	Тур	Max	
YMCLK LOW-leve	l pulsewidth t _M	ICWL	30 + 2 t cy			ns
YMCLK HIGH-leve	el pulsewidth tм	ICWH	30 + 2 t cy			ns
YMDATA set	up time t	MDS	$30 + t_{\rm CY}$			ns
YMDATA ho	ld time t	MDH	$30 + t_{\rm CY}$		R	ns
YMLD LOW-level	pulsewidth t _M	1LWL	30 + 2 t cy			ns
YMLD setup	time t	MLS	$30 + t_{\rm CY}$			Eg
YMLD hold	time tr	MLH	$30 + t_{\rm CY}$			ns
Rise time	e	tr			100	ns
Fall time	2	tſ			100	ns
ZSENSE outpu	it delay t	PZS	[\square	100 + 31	CY ns
YMDATA - - YMCLK - YMLD - ZSENSE -						0.5
YMCLK – YMDATA – YMLD set input (NRESET		Symbol	·	Doting	0.3 VD	
- 11	meter 🔶	Symbol		Rating		Unit
Rara			Min	Тур	Max	
	<u>\</u>		Min			t (NI-+-)
First HIGH level after s	supply voltage rising edge	thnrst	0			tcy (Note)
First HIGH-level sters	Supply vorage rising edge pulsewidth	t _{NRST}				tcy (Note)
First HIGH-level-strers	Supply vorage rising edge pulse width OLK) input (384fs) cycle ti	t _{NRST}	0			
First HIGH-level-strers	Supply vorage rising edge pulsewidth	t _{NRST}	0			
First HIGH level after s NRESET e. tcy is fire system clock tcy =/59.ns, Dasst (min	Supply vorage rising edge pulse width OLK) input (384fs) cycle ti	t _{NRST}	0			
First HIGH-level-strers	Supply vorage rising edge pulse width OLK) input (384fs) cycle ti	t _{NRST}	0			

Downloaded from $\underline{\text{Elcodis.com}}$ electronic components distributor

Serial output (ZSRDATA, ZLRCK, ZSCK pins)


Parameter	Symbol	Condition		Rating		Unit
			Min	Тур	Max	
ZSCK pulsewidth	tscow	15 pF load		1/96fs A		
ZSCK pulse cycle	tscoy	15 pF load		1/48fs	\backslash	
ZSRDATA and ZLRCK output delay time	tdhl	15 pF load	0		69	ns
	tdlh	15 pF load	0		60	ns



DRAM access timing (NRAS, NCAS2, NWE, A0 to A8, D0 to D3)


Paramete	122	Symbol		Condition		Rating		Unit
	-1	Symbol	$\left \right\rangle$		Min	1	Mon	
	• • • •	4			MIN	Тур	Max	4 ())
NRAS pulses	width	trast		5 pF load		5		tcy(note)
		trash		5 pF load	3			tcy
NRAS falling edge to NC		tate		5 pF load		2		tcy
NCAS2 pulse	width	teash		∮∕pF load	5			tcy
	\sim \sim	tCASL	\searrow	5 pF load		3		tcy
NRAS	/Setup time	TRADS		5 pF load		1		tcy
falling edge to address	Hold time	TRADH	1	5 pF load		1		tcy
NCAS2	Setup time	tcads	1	5 pF load		1		tcy
falling edge to address	Hold time	tCADA	1	5 pF load		5		tcy
NCAS2	Setup time	tcyds	1	5 pF load		3		tcy
falling edge to data write	Hold time	t CWDH	1	5 pF load		3		tcy
NCAS2	huput setup	tcrds				40		ns
rising edge to data read	Input hold	t crdh				40		ns
NWE pulses	vidth	twel	1	5 pF load		6		tcy
NWE falling edge to NC	AS2 falling edge	twcs	1	5 pF load		3		tcy
	\mathbb{N}			Non compression			1.4	ms
Refreshes	clè //		1M	6-bit compression			3.7	ms
∮ fs - 44.1 kHz p	layback)		DRAM	5-bit compression			4.4	ms
)]	tref		4-bit compression			5.5	ms
Memory syste	N ON			Non compression			2.7	ms
Decode sequence	operation		4M	6-bit compression			7.3	ms
(RDEN=I	H) //		DRAM	5-bit compression			8.8	ms
	•			4-bit compression			10.9	ms

Note. tcv is the system clock (CLK) input (384fs) cycle time. $t_{CY} = 59$ ns when $f_s = 44.1$ kHz





Block diagram



Functional description

This IC has two modes of operation; shock-proof mode and through mode.

The operating sequences are controlled using commands from a microcontroller.

In the case of a read command from the microcon-


troller, bit serial data is output (ZSENSE) synchro-

16bit RESIDUAL DATA ENTRY (lowest bit is 0)

nized to the bit clock input (YMCLK).

Microcontroller interface

Commands from the microcontroller are input using 3 bit serial inputs; data (YMDATA), bit clock (YMCLK) and load signal (YMLD).



Command table

Write command summary

MS command 80

Bit	Name	Function	H operation	Reset leve
D7	MSWREN	Encode sequence start/stop	Start	L
D6	MSWACL	Write address reset	Reset	L
D5	MSRDEN	Decode sequence start/stop	Start	L
D4	MSRACL	Read address reset	Reset	L
D3	MSDCN2	MSDCN2=H, MSDCN1=H: 3-pair comparison start		L
		MSDCN2=H, MSDCN1=L: 2-pair comparison start		
D2	MSDCN1	MSDCN2=L, MSDCN1=H: Direct-connect start		L
		MSDCN2=L, MSDCN1=L: Connect operation stop		
	1	Q data valid	Walid	-
D1	WAQV		Valid	L
	MSON	Memory system ON ettings 81	$\frac{\text{Valid}}{\text{ON}}$ $\text{hex} = 100$	E 22 22 25 25 25 25 25 25 25 25 25 25 25
D0 t en Exte	MSON sion I/O s ension I/O	ettings 81 port input/output settings 81	$\frac{ON}{100}$	L 1 0 0001
D0 ten Exte Bit	MSON	Memory system ON ettings 81	ON 6888	E 22 22 25 25 25 25 25 25 25 25 25 25 25
ten Exte Bit	MSON sion I/O s ension I/O	ettings 81 port input/output settings 81	$\frac{ON}{100}$	L 1 0 0001
ten Exter Bit D7 D6	MSON sion I/O s ension I/O	ettings 81 port input/output settings 81	$\frac{ON}{100}$	L 1 0 0001
D0 ten Exte Bit D7 D6 D5	MSON sion I/O s ension I/O	ettings 81 port input/output settings 81	$\frac{ON}{100}$	L 1 0 0001
D0 ten Exter Bit D7 D6 D5 D4	MSON sion I/O s ension I/O	ettings 81 port input/output settings Extension bQ port UC4 input/output setting	$\frac{ON}{100}$	L 1 0 0001
D0 ten Exte Bit D7 D6 D5 D4 D3	MSON Sion I/O s ension I/O Name	ettings 81 port input/output settings Extension bQ port UC4 input/output setting	ON hex = 100 H operation	L 2 2 2 2 2 2 0 0001 Reset leve
ten Exter Bit D7 D6 D5 D4 D3 D2	MSON sion I/O s ension I/O Name UC4OE	ettings 81 port input/output settings Function	ON hex = 100 H operation Output	L B B B B B O OOO1 Reset leve
D0 ten Exter Bit D7 D6 D7 D1	MSON sion I/O s ension I/O Name UC4OE UC4OE	ettings 81 port input/output settings Extension NQ port UC1 input/output setting Extension I/O port UC3 input/output setting	ON hex = 100 H operation Output Output	L 2 2 2 2 2 2 0 0001 Reset lev L L
D0 t en Exte	MSON sion I/O s ension I/O Name UC4OE UC3OE UC2OE	ettings 81 port input/output settings Extension I/O port UC3 input/output setting Extension I/O port UC3 input/output setting Extension I/O port UC3 input/output setting Extension I/O port UC2 input/output setting	ON hex = 100 H operation Output Output Output	L 20000 Reset lev L L L

		t HIGH/LOW out	put level ady been defined as an input using the 81H command above.	82hex = 100	a a a a a a a a a a a a a a a a a a a
Bit	Name		Function	H operation	Reset level
D7					
D6		\sim			
D5	\square				
D4)/			
D3	UC4WD	\searrow	Extension I/O port UC4 output data setting	H output	L
D2	UC3WD	\searrow	Extension I/O port UC3 output data setting	H output	L
D1	UC2WD		Extension I/O port UC2 output data setting	H output	L
D0	UC1WD	V	Extension I/O port UC1 output data setting	H output	L

ATT, MUTE settings 83

		8	$3hex = \frac{532}{100}$	¹ 22228 0 0011
Bit	Name	Function	H operation	Reset level
D7	ATT	Attenuator enable	Attenuator ON	L
D6	MUTE	Forced muting (changes instantaneously)	Mute ON	L
D5	SOFT	Soft muting (changes smoothly when ON only)	Soft mute	L
D4			\square	
D3	CMP12	12-bit comparison connect/ 16-bit comparison connect	12-bit comparison	L
D2				
D1			$ \rightarrow $	
D0		Refer to Attenua	γ	
Atten	uation lev	vel settings 84	4hex = 100	* ***** 0 0100
Bit	Name	Function	H operation	Reset level
D7	K7	MSB 2 ¹	ii operation	L
 D6	K6			Н
D5	K5	2-3		L
D4	K4			L
D3	K3	23		L
D2	K2	2 ⁻⁶		L
D1	K1			L
D0	K0			L
Optio	n settings		5hex = 100	# 2222 8 0 0101
Bit	Name	Function	H operation	Reset level
D7				
D6	RAMX2	External DRAM select (used / no used)	used	L
D5	YFLGS	FLAG6 set conditions (reset using status read command 90H)		L
		- When YFLGS=0, YFCKP=0, YFCLK input falling edge, YFLAG=L		
		- When YFLGS=0, YFCKP=1, YFCLK input rising edge, YFLAG=L		
D4	YFCKP	- When YFLGS=1, YFCKP=0, YFLAG=L		L
		- When YFLGS=1, YFCKP=1, YFLAG=H		
	$ h\rangle$			
D3	COMPFB	Full-bit non compression mode		L
D2	COMP6B	Full-bit non compression mode 6-bit compression mode		Н
		Full-bit non compression mode		

When the number of compression bits is set incorrectly (2 or more bits in D0 to D3 are set to 1 or all bits are set to 0), 6-bit compression mode is selected.

Read command summary

Anti-shock memory status (1) 90

		90hex = 1001 0000		
Bit Name	Function	EHCH-level state		
S7 FLAG6	Signal processor IC jitter margin exceeded	Exceeded		
S6 MSOVF	Write overflow (Read once only when RA exceeds WA)	DRAM averflow		
S5				
S4		\square		
S3 DCOMP	Data compare-connect sequence operating	Compare-connect sequence operating		
S2 MSWIH	Encode sequence stop due to internal factors	Encoding stopped		
S1 MSRIH	Decode sequence stop due to internal factors	Decoding stopped		
SO				
nti-shock me	mory status (2) 91	Refer to Status flag operation summary		
		91hex = 1001 0001		
Bit Name	Function	HIGH-level state		
S7 MSEMP	Valid data empty state (Always HIGH when RA exceeds VWA)	No valid data		
S6 OVFL	Write overflow state (Always HIGH when WA exceeds RA)	Memory full		
S5 ENCOD	Encode sequence operating state	Encoding		
S4 DECOD	Decode sequence operating state	Decoding		
S3				
S2				
S1				
SO				
		Refer to Status flag operation summary		

Anti-shock memory valid data residual 92


			92hex = 1001 0010
Bit	Name	Function	
S 7	AM20	Valid data accumulated VWA-RA (MSB) 4M bits	Λ
S6	AM19	2M bits	
S5	AM18	1M bits	n \\
S4	AM17	512K bits	
S3	AM16	256K bits	
S2	AM15	128K bits	
S 1	AM14	64K bits	
S0	AM13	32K bits	
M1	AM12	16K bits	\searrow
M2	AM11	8K bits	
M3	AM10	4K bits	
M4	AM09	2K bits	_
M5	AM08	1K bjás	
M6	AM07	512 bits	
M7	AM06	256 Dits	
M8	AM05 to	128 to 4 bits	0 constant output
	AM00		

Note. The time conversion factor varies depending on the compression bit mode.(M = 1,048,576 K= 1,024) Residual time (sec) = Valid data residual (Mbits) × Time conversion value k where the Time conversion value k (sec/Mbit) = 2.786(4) bits), $2.229 \cdot (5$ bits), 1.857 (6 bits) and 0.700 (Full bits).

Extension I/O inputs 93

Input data entering (or output data) an extension port terminal is echord/to the microcontroller. (That is, the input data entering an IO port configured as an input port using the 81H command, OR the output data from a pin configured as an output portusing the 82H command.) 93hex = 1001 0011

OR th	e output data	a from a pin configured as an output port ising the 82H command.)	95nex = 1001 0011
Bit	Name	Function	HIGH-level state
S7			
S6			
S5			
S4			
S3	UC4RD		
S2	UC3RD		
S1	UC2RD		
SO	UC1RD		



SM5901AF

Status flag operation summary

Flag	Read		
name	method		
FLAG6	READ	Meaning	- Indicates to the CD signal processor DSP (used for error correction, de-interleaving) that a
	90H	0	disturbance has exceeded the RAM jitter margin.
	bit 7	Set	- Set according to the YFLAG input and the operating state of YRCKP and YFLGS.
			FLAG6 set conditions
			When YFLGS=0, YFCKP=0, YFCLK input totting edge, YFLAO=L
			When YFLGS=0, YFCKP=1, YFCLK input tising edge, YFLAG=1
			When YFLGS=1, YFCKP=0, YFLAG=L
			When YFLGS=1, YFCKP=1, YFLAG∉Ĥ
		Reset	- By 90H status read
			- By 80H command when MSON=00
			- After external reset
MSOVF	READ	Meaning	- Indicates once only that a write to external DRAM has caused an overflow. (When reset
	90H		by the 90H status read command, this flag is reset even if the overflow condition continues.)
	bit 6	Set	- When the write address (WA) exceeds the read address (RA)
	on o	Reset	- By 90H status read
		10000	- When a read address clear (MSRACD) or write address clear (MSWACL) command is issued
			- After external reset
DCOMP	READ	Meaning	- Indicates that a compare connect sequence is operating
	90H	Set	- When a (3-pair or 2-pair) compare connect start command is received (MSDCN2=1)
	bit 3	~~~~	- When a direct connect compand is received (MSDCN2=0, MSDCN1=1)
		Reset	When a (3-pair or 2-pair) comparison detects conforming data
			- When the connect has been performed after receiving a direct connect command
			- When a compare-connect stop command (MSDCN2=0, MSDCN1=0) is received
			- When a MISWREN=1 command is received (However, if a compare-connect command is
			received at the same time, the compare-connect command has priority.)
			- After external reset
MSWIH	READ	Meaning	- Indicates that the encode sequence has stopped due to internal factors
	90H	U 0	(not microcontroller commands)
	bit 2	Set	- When FLAG6 (above) is set
			- When MSOVF (above) is set
		Reset	- When conforming data is detected after receiving a compare-connect start command
			When the connect has been performed after receiving a direct connect command
		$(> \$	- When a read address clear (MSRACL) or write address clear (MSWACL) command is received
	/	7	- After external reset
MSRIH	READ 4	Meaning	- Indicates that the decode sequence has stopped due to internal factors
	90H		(not microcontroller commands)
	bit 1	Set 2	- When the valid data residual becomes 0
	$\mathcal{M}($	Reset	- By 90H status read
	$\wedge $	J)	- When a read address clear (MSRACL) or write address clear (MSWACL) command is issued
		$\left \right\rangle$	- After external reset
			- After external reset

SM5901AF

Flag	Read		
name	method		
MSEMP	READ	Meaning	- Indicates that the valid data residual has become 0
	91H	Set	- When the VWA (final valid data's next address)
	bit 7		= RA (address from which the next read would take place)
		Reset	- Whenever the above does not apply
OVFL	READ	Meaning	- Indicates a write to external DRAM overflow state
	91H	Set	- When the write address (WA) exceeds the read address (RA).
	bit 6		(Note: This flag is not set when WA=RA through an address initialize or reset operation.)
		Reset	- When the read address (RA) is advanced by the decode sequence
			- When a read address clear (MSRACL) or write address clear (MSWACL) command is issued
			- After external reset
ENCOD	READ	Meaning	- Indicates that the encode sequence (input data entry, encoding DRAM write) is operating
	91H	Set	- By the 80H command when MSWREN=1
	bit 5		- When conforming data is detected during compare-connect operation
			- When the connect has been performed after receiving a direct connect command
		Reset	- When the FLAO6 flag= (above)
			- When the QVFL flag=1 (above)
			- By the 80H command when MSWREN=0
			- By the 80H command when MSDCN1=1 or MSDCN2=1 (compare-connect start command)
			- By the 80H command when MSON=0
			- Añter external reset
			Note. Reset conditions have priority over set conditions. For example, if the 80H command has
			MSWREN=1 and MSDCN1=1, the EXCOD flag is reset and compare-connect operation starts.
DECOD	READ	Meaning	Indicates that the decode sequence (read from DRAM, decoding,
	91H		attenuation, data output) is operating
	bit 4	Set	- By a new 80H command when MSRDEN=1 and the MSEMP flag=0 (above)
		Reset	- Whenever the above does not apply
			1

Write command supplementary information

80H (MS command)

- MSWREN

When 1: Encode sequence starts

Invalid when MSON is not 1 within the same 80H command

Invalid when FLAG6=1

Invalid when OVFL=1

Invalid when a compare-connect start command (MSDCN2=1 or MSDCN1=1) occurs simultaneously

Direct connect if a compare-connect sequence is already operating

When 0: Encode sequence stops

- MSWACL

When 1: Initializes the write address (WA)

When 0: No operation

- MSRDEN

When 1: Decode sequence starts

Does not perform decode sequence if MSON=1.If there is no valid data, decode sequence temporarily stops. But, because the MSRDEN flag setting is maintained as is, the sequence automatically re-starts when valid data appears.

When 0: Decode sequence stops

81H (I/O setting on extension I/O)

82H (Setting output data on extension I/O)

-MSRACL

WÀQV

- MŠON

When 1: Initializes the read address (RA)

When 0: No operation

- MSDCN2, MSDCN4

- When 1 and 1: 3 pair compare-connect sequence starts
- When 1 and 0: 2-pair compare-connect sequence

When 0 and 1: pirect connect sequence starts

When 0 and 0: Compare-connect sequence stops. No operation if a compare-connect sequence is not operating.

When 1: The immediately preceding YBLKCK failing-edge timing WA (write address) becomes the VWA (valid write address).

When 0: No operation

When 1: Memory system turns ON and compression-type shock-proof operation starts

When 0: Memory system turns OFF and throughmode playback starts. (In this mode, the attenuator is still active.)

83H (ATT, MUTE settings)

- ATT (attenuator enable)
- When 1: Attenuator settings become active (84H command)
- When 0: Attenuator settings become inactive, and output continues without attenuation
- MUTE (forced muting)
- When 1: Outputs are instantaneously muted to 0.(note 1)

Same effect as taking the YDMUTE pin HIGH.

When 0: No muting(note 1)

(note1) Effective at the start of a Left-channel output data.

- SOFT (soft muting)
- When 1: Outputs are smoothly muted to 0.

When 0: No muting. Soft mute release occurs instantaneously to either the value set by the 84H command (When ATT=1) or 0dB (When ATT=0) - MUTE, SOFT, YDMUTE relationship When all mute inputs are 0, mute is released. - CMP12 (12-bit comparison connection) When 1: Performs comparison connection using only the most significant 12 bits of input data. Athen 0: Performs comparison connection using all 6 bits of input data. - COMPFB, COMP6B, COMP5B, COMP4B When 0, 0, 0 and 1: Selects 4-bit compression mode When 0, 0, 1 and 0: Selects 5-bit compression mode When 1, 0, 0 and 0: Selects full-bit compression mode In all other cases: Selects 6-bit compression mode Changing mode without initialize in operation is possible.

85H (option settings)

- RAMX2

When 1: External DRAM is used

- When 0: External DRAM is no used
- YFLGS, YFCKP see 9-2-3.
- When 0 and 0: Sets FLAG6 on the falling edge of YFCLK when YFLAG=0
- When 0 and 1: Sets FLAG6 on the rising edge of YFCLK-when XFLAG#0
- When 1 and 0: Sets FLAGe when YFLAG=0
- When 1/and 1: Sets FUAG6 when YFLAG=1

Shock-proof operation overview

Shock-proof mode is the mode that realizes shockproof operation using external DRAM. Shock-proof mode is invoked by setting MSON=H in microcon-

- Encode sequence

1. Input data from a signal processor IC is stored in internal buffers.

2. Encoder starts after a fixed number of data have been received.

- Decode sequence

1. Reads compressed data stored in external buffer RAM at rate fs.

2. Decoder starts, using the predicting filter type and quantization levels used when encoded.

- Compare-connect sequence


1. Encoding immediately stops when either external buffer RAM overflows or when a CD read error occurs due to shock vibrations.

2. Then, using microcontroller command 80H, the compare-connect start command is executed and compare-connect sequence starts.

troller command 80H.

This mode comprises the following 3 sequences.

3. The encoder, after the most suitable predicting filter type and quantization steps have been determined, performs APC encoding and then writes to external DRAM.



1. Outputs the result.

3. Sompares data re-read from the CD with the processed final valid data stored in RAM (confirms its correctness).

4. As soon as the comparison detects conforming data, compare-connect sequence stops and encode sequence re-starts, connecting the data directly behind previous valid data.

RAM addresses

SM5901 has an 1M DRAM as the internal buffer. and an external 1M DRAM can be also connected to expand the memory to 2M bits.

Three kinds of addresses are used for external RAM control.

WA (write address)

RA (read address)


VWA (valid write address)

Among these, VWA is the write address for conforming data whose validity has been confirmed. Determination of the correctness of data read from the CD is delayed relative to the encode write processing, so VWA is always delayed relative to WA.

The region available for valid data is the area between VWA-RA.

- Connect data work area

This is an area of memory reserved for connect data. This area is 2Kbits.



VWA (valid write address)

The VWA is determined according to the YBLKCK pin and WAQV command. Refer to the timing chart below.


1.YBLKCK is a 75 Hz clock(HIGH) when used for normal read mode and it is a 150Hz clock when used for double-speed read mode. Both modes clock are synchronized to the CD format block end timing.

When this clock goes LOW, WA which is the write address of internal encode sequence, is stored (see note 2).

2. The microcontroller checks the subcode and, if confirmed to be correct, generates a WAQV command (80H).

3.When the WAQV command is received, VWA is updated according to the previously latched WA.

(note 2) Actually, there is a small time difference, or gap, between the input data and YBLKCK. This gap serves to preserves the preceding WA to protect against incorrect operation.



YFLAG, YFCLK, FLAG6

Correct data demodulation becomes impossible for the CD signal processor IC when a disturbance exceeding the RAM jitter margin occurs. The YFLAG signal input pin is used to indicate when such a condition has occurred.

The YFLAG signal is a 7.35 kHz clock synchronized to the CD format frame 1.

The

encode sequence when such a disturbance has occurred, and then makes FLAG6 active.

The YFLAG check method /used changes depending on the YFLGS flag and YECKP flag (85H command). See table1.

then YFCLK should be tied

If YFLAGS is set to 1/2

the CL	lormat	frame 1.				
				either High or I	_ow.(
e IC	checks 1	the YFL	AG input and stops the		\mathcal{M})\
						()
					_` \ \	\mathcal{A}
				6		
	85H comm	and		/(
	YFLGS	YFCKP	FLAG6 set o	conditions		AG6 reset conditions
1	0	0	When YFLAG=LOW on Y	FCLK input falling edge	-By stat	tus read (90H command)
2		1	When YFLAG=LOW on Y		<u>ч</u> -м	/hen MSON=LOW
3	1	0	When YFLAG=LOW YFCL	K be tied either High or Lo	- 10	After system reset
4		1	When YFLAG=HIGH		\backslash	
-					V	
			Table1. YFLAG	signal check methe	d	
				\sim \rightarrow		
			_	ĭ \\ĭ		
				\searrow \bigcirc		
			$\left(\right)$			
				\mathbf{n}		
				\searrow		
				\sum		
			$()$ $^{\prime\prime}$ $^{\prime\prime}$			
				1		
		ſ	\sim / \sim /			
		Ir				
		Ŷ				
		/	\frown \checkmark			
		(/				
		((
		\frown	\sim γ			
	l	\sim				
		$\overline{\ }$	\searrow			
	$(\frown$	\sim	\mathcal{T}			
	$\mathcal{A}($		V			
))				
	v 🔪	\checkmark				
		$\langle \langle \rangle$	<i>ħ</i>			
		\sim	\neg			
).	/			
		4				

Compare-connect sequence

The SM5901 supports three kinds of connect modes; 3-pair compare-connect, 2-pair compare-connect and direct connect.

Note that the SM5901 can also operate in 12-bit comparison connect mode using only the most significant 12 bits of data for connection operation.

In 3-pair compare-connect mode, the final 6 valid data (3 pairs of left- and right-channel data input before encode processing) and the most recently input data are compared until three continuous data pairs all conform. At this point, the encode sequence is re-started and data is written to VWA.

- Compare-connect preparation time


1. Comparison data preparation time

Internally, when the compare-connect start command is issued, a sequence starts to restore the data for comparison. The time required for this preparation after receiving the command is approximately $2.5 \times (1/\text{fs})$. (approximately 60 µs when fs = 44.1 kHz)

2. After the above preparation is finished, data is input beginning from the left-channel data and comparison starts.


- Compare-connect sequence stop

If a compare-connect stop command)/80H with MSDCN1= 1, MSDCN2=(0) is input from the microcontroller, compare-connect sequence stops.



In 2-pair compare-connect mode, comparison occurs just as for 3-pair comparison except that only 2 pairs from the three compared need to conform with the valid data. At this point, the encode sequence is re-started and data is written to VWA.

In direct-connect mode, comparison is not performed at all, and encode sequence starts and data is written to the VWA. This mode is for systems that cannot perform compare-connect operation.



3. If the compare-connect command is issued again, the preparation time above is not necessary and operation starts from step 2.

4. The same sequence takes place in direct-connect mode also. However, at the point when 3 words have been input, all data is directly connected as if comparison and conformance had taken place.


If compare-connect sequence was not operating, the compare-connect stop command performs no operation. However, make sure that the other bit settings within the same 80H command are valid.

Encode sequence temporary stop

- When RAM becomes full, MSWREN is set LOW using the 80H command and encode sequence stops. (For details of the stop conditions, refer to the description of the ENCOD flag.)

- Then, if MSWREN is set HIGH without issuing a compare-connect start command, the encode sequence re-starts. At this time, newly input data is written not to VWA, but to WA. In this way, the data already written to the region between VWA and WA is not lost.

- But if the MSWREN is set HIGH (80H command) after using the compare-connect start command even only once, data is written to VWA. If data is input before comparison and conformance is detected, the same operation as direct-connect mode takes place when the command is issued. After comparison and conformance are detected, no operation is performed because the encode sequence has already been started. However, make sure that the other bit settings within the same 80H command are valid.



DRAM refresh

- DRAM initialization refresh

A 15-cycle RAS-only refresh is carried out for DRAM initialization under the following condition.

When MSON changes from 0 to 1 in command-80H.

When from MSON=1, MSRDEN=0 and MSWREN=0 states only MSWREN changes to 1. In this case, encode sequence immediately starts and initial data is written (at 21s rate input) after a delay of 0.7ms.

- Refresh during Shock-proof mode operation

In this IC, a data access operation to any address also serves as a data refresh. Accordingly, there are no specific refresh cycles other than the initialization refresh cycle (described above). This has the resulting effect of saving on DRAM power dissipation.

A data access to DRAM can occur in an encode sequence write operation or in a decode sequence read operation. In an encode sequence write oper-

ation the connect operation is stopped, while in a decode sequence read operation the data is always output to the D/A converter in a fixed manner. The refiresh rate for each DRAM during decode sequence is shown in the table below.

The decode sequence, set by MSON=1 and MSR-DEN=1, operates when valid data is in DRAM (when MSEMP=0).

- When MSON=0 or both ENCOD and DECOD=0 (both encode sequence and decode sequence are stopped), DRAM is not refreshed because no data is being accessed.

Data compression mode	1M DRAM (256K×4 bits)	
4 bit	5.44 ms	
5 bit	4.35 ms	
6 bit	3.63 ms	
Full bit	1.36 ms	
	Table 2. Decode sequence refresh rate	

Selecting compression mode

Even when the compression mode in selected with the 85H command during shock-proof operation,no malfunction occurs. immediately after input of the 85H command, but it is performed at the following timing.

After changing the mode, zero data of one block is output.

YMLD When 85H generated 3FE 3FF 001 002 003 005 WA CAS RA CAS 3FD 3FE 3FF 002 00Encode compression mode В А Decode compression mode В А ZSRDATA (note) CAS-000 is connect data.

The compression mode change is not performed

Through-mode operation

If MSON is set LOW (80H command), an operating mode that does not perform shock-proof functions becomes active. In this case, input data is passed as-is (after attenuator and mute operations) to the output. External DRAM is not accessed.

- In this case, input data needs to be at a rate fs and the input word clock must be synchronized to the CLK input (384fs). However, short range jitter can be tolerated (jitter-free system).

- Jitter-free system timing starts from the first YLRCK rising edge after either (A) a reset (NESET= 0) release by taking the reset input from LOW to HIGH or (B) by taking MSON from HIGH to LOW. Accordingly, to provide for the largest possible jitter margin, it is necessary that the YLRCK clock be at rate fs by the time jitter-free timing starts.

The jitter margin is 0.2/ fs

This jitter margin is the allowable difference between the system clock (CLK) 1/384 divided, fs rate clock and the KRCK input clock.

If the timing difference exceeds the jitter margin, irregular operation like data being output twice or conversely complete "1" data output may occur. In the worst case, a click poise will also be generated.

Attenuation

- The attenuation register is set by the 84H command.

- The attenuation register set value becomes active when the 83H command sets the ATT flag to 1.

When the ATT flag is 0, the attenuation register value is considered to be the equivalent of 256 for a maximum gain of 0 dB.

- The gain (dB) is given from the set value (Datt) by the following equation.


Gain = $20 \times \log(\text{Datt}/256)$ [dB]; left and right channels


- For the maximum attenuation register set value (Datt = 255), the corresponding gain is -0.03 dB. But when the ATT flag is 0 (Datt = 256), there is no attenuation.

After a system reset initialization, the attenuation register is set to 64 (-12 dB). However, because the ATT flap is reset to 0, there is no attenuation.

- When the attenuation register setting changes or when the ATT flag changes, the gain changes smoothly from the previous set gain towards the new set value. If a new value for the attenuation level is set before the previously set level is reached, the gain changes smoothly towards the latest setting.

The gain changes at a rate of $4 \times (1/\text{fs})$ per step. A full-scale change (255 steps) takes approximately 23.3 ms (when fs = 44.1 kHz). See fig 3.






Soft mute

Soft mute operation is controlled by the SOFT flag using a built-in attenuation counter.

Mute is ON when the SOFT flag is 1. When ON, the attenuation counter output decrement by 1 step at a time, thereby reducing the gain. Complete mute takes 1024/fs (or approximately 23.2 ms for fs = 44.1 kHz).

Conversely, mute is released when the SOFT flag is 0. In this case, the attenuation counter instantaneously increases. The attenuation register takes on the value when the ATT (flag was 1. If the ATT flag was 0, the new set value is 256 (0 dB).




Force mute

Serial output data is muted by setting the DMUTE When MSON is HIGH and valid data is empty pin input HIGH or by setting the MUTE flag to 1. (MSEMP=H), the output is automatically forced into Mute starts and finishes on the leading left-channel the mute state.

12-bit comparison connection


When the CMP12 flag is set to 1, the least significant 4 bits of the 16-bit comparison connection input data are discarded and comparison connection is performed using the remaining 12 bits.



Note that if the CMP12 flag is set to 1 during a comparison connection operation, only the most significant 12 bits are used for comparison connection from that point on.


Timing charts

Input timing (YSCK, YSRDATA, YLRCK)




DRAM write timing (NRAS, NCAS2, NWE, A0 to A8, D0 to D3)

Write timing (when external DRAM is used)



Connection example



NIPPON PRECISION CRCUTS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent intringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, includ-ing compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirect-



ly, any products without first obtaining required licenses and approvals from appropriate government agencies.

NIPPON PRECISION CIRCUITS INC.

4-3, 2-chome Fukuzumi, Koto-ku Tokyo, 135 -8430, JAPAN Telephon: 03-3642-6661 Facsimile: 03-3642-6698