## OVERVIEW

The SM5309A is a 3-channel video buffer with built-in 5th-order lowpass filters. The lowpass filter cutoff frequency range can adjust from 4 MHz to $40 \mathrm{MHz}^{* 1}$ by 256 steps. The lowpass filter supports 480 i to 1080 i format, video signal equipment analog input/outputs. For video input systems, the device functions as a next-stage ADC system anti-aliasing filter. For video output systems, the filter reduces video DAC aliasing and external noise and can drive up to $300 \Omega$ load resistance. The cutoff frequency and signal input type can be controlled using an $\mathrm{I}^{2} \mathrm{C}$-BUS ${ }^{* 2}$, and the $\mathrm{I}^{2} \mathrm{C}$ slave address can be set by ADS (3-state input) to allow up to three SM5309A on the same bus.
${ }^{*} 1$. When the resistor connected to ISET $\left(\mathrm{R}_{\text {ISET }}\right)$ is $1.8 \mathrm{k} \Omega$.
*2. $1^{2} \mathrm{C}$-BUS is a registered trademark of NXP B.V.

## FEATURES

- Supply voltages
- Analog: 4.75 to 5.25 V
- $\mathrm{I}^{2} \mathrm{C}$-BUS interface: 3.0 to 5.5 V
- Lowpass filter with adjustable cutoff frequency (256 steps)
- Cutoff frequency range: 4 MHz to 40 MHz
$\left(\mathrm{R}_{\text {ISET }}=1.8 \mathrm{k} \Omega\right)$
- Filter bypass mode function for display specifications up to SXGA resolution
- Passband: 80MHz (typ)
- Half fc mode switch function (CH-2, $\mathrm{CH}-3$ ) suitable for component signals
- 2-system input multiplexer function (switchable using $\mathrm{I}^{2} \mathrm{C}$-BUS or MUXSEL input)
- Video input pins can be independently set to synctip clamp/bias/direct inputs
- Up to $300 \Omega$ load resistance drive capability
- Output gain: 0 dB
- Power-down function
- $\leq 1 \mathrm{~mA}$ current consumption when power-down
- $\mathrm{I}^{2} \mathrm{C}$-BUS interface control
- Slave address: $90 \mathrm{~h}, 92 \mathrm{~h}$, or 94 h
(up to three devices can be used simultaneously, selected by ADS input)
- Data transfer rate: Fast mode (up to $400 \mathrm{kbit} / \mathrm{s}$ )
- Operating ambient temperature range: 0 to $70^{\circ} \mathrm{C}$
- Package: 24-pin VSOP


## APPLICATIONS

- HDTVs
- LCD TVs
- PDPs
- Projectors


## ORDERING INFORMATION

| Device | Package |
| :---: | :---: |
| SM5309AV | 24 -pin VSOP |

## PINOUT

(Top view)


## PACKAGE DIMENSIONS

(Unit: mm)


## BLOCK DIAGRAM



Note. The recommended value of the external resistor $\left(\mathrm{R}_{\text {ISET }}\right)$ connected to ISET is $1.8 \mathrm{k} \Omega$.

## PIN DESCRIPTION

| Number | Name | $1 / 0^{* 1}$ | A/D ${ }^{*}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | IN1A | 1 | A | Video signal input (CH-1, input A) |
| 2 | IN1B | I | A | Video signal input (CH-1, input B) |
| 3 | GND | - | A | Ground |
| 4 | ISET | - | A | Internal current-setting resistor ( $\mathrm{R}_{\text {ISET }}$ ) connection (standard 1.8k ) |
| 5 | NC | - | - | No connection |
| 6 | IN2A | I | A | Video signal input (CH-2, input A) |
| 7 | IN2B | 1 | A | Video signal input (CH-2, input B) |
| 8 | VCC | - | A | Analog supply |
| 9 | IN3A | 1 | A | Video signal input (CH-3, input A) |
| 10 | IN3B | 1 | A | Video signal input (CH-3, input B) |
| 11 | MUXSEL | 1 | D | Input multiplexer switch control L (GND): INnA select H (VCC): INnB select |
| 12 | SCL | 1 | D | $\mathrm{I}^{2} \mathrm{C}$-BUS clock signal input |
| 13 | SDA | I/0 | D | $1^{2} \mathrm{C}$-BUS data signal input/output |
| 14 | VDD | - | D | $1^{2} \mathrm{C}$-BUS interface supply |
| 15 | GND | - | A | Ground |
| 16 | OUT3 | 0 | A | Video signal output (CH-3) |
| 17 | VCC | - | A | Analog supply |
| 18 | OUT2 | 0 | A | Video signal output (CH-2) |
| 19 | GND | - | A | Ground |
| 20 | OUT1 | 0 | A | Video signal output (CH-1) |
| 21 | VCC | - | A | Analog supply |
| 22 | REF2 | 0 | A | Internal reference voltage 2 |
| 23 | REF1 | 0 | A | Internal reference voltage 1 |
| 24 | ADS | 1 | D | $I^{2} \mathrm{C}$-BUS slave address select (3-state input) L (GND): 90h H (VCC): 92h Open: 94h |

*1. : : input, O: output
*2. A: analog, D: digital

## PIN EQUIVALENT CIRCUITS

| Number | Name | $1 / 0^{* 1}$ | Equivalent circuit |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 1 \\ 2 \\ 6 \\ 7 \\ 9 \\ 10 \end{gathered}$ | IN1A <br> IN1B <br> IN2A <br> IN2B <br> IN3A <br> IN3B | 1 |  |
| $\begin{aligned} & 20 \\ & 18 \\ & 16 \end{aligned}$ | $\begin{aligned} & \text { OUT1 } \\ & \text { OUT2 } \\ & \text { OUT3 } \end{aligned}$ | 0 |  |
| 23 | REF1 | 0 |  |
| 22 | REF2 | 0 |  |


*1. I: input, O: output
Note. Resistance values in the equivalent circuits indicate design values.

## SPECIFICATIONS

## Absolute Maximum Ratings

$\mathrm{GND}=0 \mathrm{~V}, \mathrm{VCC}=\mathrm{VDD}=\mathrm{V}_{\mathrm{CC}}$

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :--- | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{VCC}, \mathrm{VDD}$ | -0.3 to 7.0 | V |
| Input voltage | $\mathrm{V}_{\mathrm{IN}}$ | ADS, SDA, SCL, INn $(\mathrm{n}=1,2,3)$ | $\mathrm{GND}-0.3$ to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| Storage temperature range | $\mathrm{T}_{\mathrm{STG}}$ |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation $^{* 1}$ | $\mathrm{P}_{\mathrm{D}}$ |  | 1.1 | W |
| Junction temperature $^{* 1}$ | $\mathrm{~T}_{\mathrm{J}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |

*1. $\mathrm{Ta}=80^{\circ} \mathrm{C}$, when mounted on NPC's regulation substrate ( $110 \times 65 \times 1.6 \mathrm{~mm}$ double layer glass-epoxy substrate with $160 \%$ wiring factor)

## Recommended Operating Conditions

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :--- | :---: | :---: |
| Supply voltage 1 | $\mathrm{V}_{\mathrm{CC}}$ | VCC | 4.75 to 5.25 | V |
| Supply voltage 2 | $\mathrm{V}_{\mathrm{DD}}$ | VDD | 3.0 to 5.5 | V |
| Operating ambient temperature | Ta |  | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

Note. VCC should be applied simultaneously.

## Electrical Characteristics

## DC Characteristics

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, fin $=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{R}_{\mathrm{ISET}}=1.8 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=300 \Omega$, $\mathrm{CH}-1$ set to clamp input, $\mathrm{CH}-2$ and $\mathrm{CH}-3$ set to bias input, $\mathrm{FCDATA}=227$, unless otherwise noted.

| Parameter | Symbol | Condition | Rating |  |  | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |
| Current consumption $1^{* 1}$ | $\mathrm{I}_{\mathrm{CC} 1}$ | Filter mode, FCDATA $=0$ | - | 65 | 90 | mA | 1 |
| Current consumption $2^{* 1}$ | $\mathrm{I}_{\mathrm{C} 2}$ | Filter mode, FCDATA $=255$ | - | 80 | 115 | mA | 1 |
| Current consumption $3^{* 1}$ | $\mathrm{I}_{\text {CC3 }}$ | Filter bypass mode | - | 50 | 75 | mA | 1 |
| Current consumption $4{ }^{* 1}$ | ICC4 | Power-down mode | - | - | 1.0 | mA | 1 |
| HIGH-level input voltage | $\mathrm{V}_{\mathrm{HH} 1}$ | SDA, SCL | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | 1 |
| LOW-level Input voltage | $\mathrm{V}_{\text {IL1 }}$ | SDA, SCL | - | - | $0.3 \mathrm{~V}_{\text {D }}$ | V | 1 |
| ADS, MUXSEL HIGH-level input voltage | $\mathrm{V}_{\mathrm{H} 2}$ | ADS, MUXSEL | $0.8 \mathrm{~V}_{\text {CC }}$ | - | - | V | 1 |
| ADS, MUXSEL LOW-level input voltage | $\mathrm{V}_{\text {IL2 }}$ | ADS, MUXSEL | - | - | $0.2 \mathrm{~V}_{\text {CC }}$ | V | 1 |
| ADS open-circuit input voltage | $V_{\text {OPEN }}$ | ADS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} / 2 \\ -0.2 \end{gathered}$ | - | $\begin{aligned} & V_{\mathrm{CC}} / 2 \\ & +0.2 \end{aligned}$ | V | 1 |
| LOW-level input leakage current | $\mathrm{I}_{\text {LL }}$ | SDA, SCL, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | - | 1.0 | $\mu \mathrm{A}$ | 1 |
| HIGH-level input leakage current | ILH | SDA, SCL, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 1.0 | $\mu \mathrm{A}$ | 1 |
| SDA output voltage | $\mathrm{V}_{\mathrm{OL}}$ | SDA = LOW output, <br> Sink current $=3 \mathrm{~mA}$ | 0 | - | 0.4 | V | 1 |

*1. Total of current consumption of VCC and VDD, when no input signals.

## AC Characteristics ( $\mathbf{I}^{2} \mathrm{C}-\mathrm{BUS}$ )

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Symbol | Condition | Rating |  |  | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |
| SCL clock frequency | $\mathrm{f}_{\text {SCL }}$ |  | 0 | - | 400 | kHz | 11 |
| SCL hold time (start condition) | $\mathrm{t}_{\mathrm{HD} ; \text { STA }}$ |  | 0.6 | - | - | $\mu \mathrm{s}$ | 11 |
| SCL clock LOW-level pulsewidth | tow |  | 1.3 | - | - | $\mu \mathrm{s}$ | 11 |
| SCL clock HIGH-level pulsewidth | $\mathrm{t}_{\text {HIGH }}$ |  | 0.6 | - | - | $\mu s$ | 11 |
| SCL setup time (start condition) | $t_{\text {SU;STA }}$ |  | 0.6 | - | - | $\mu \mathrm{s}$ | II |
| SDA data hold time | $t_{\text {HD; } ; \text { AT }}$ |  | 0 | - | 0.9 | $\mu \mathrm{s}$ | II |
| SDA data setup time | ${ }^{\text {tSU;DAT }}$ |  | 100 | - | - | ns | II |
| SDA, SCL rise time | $\mathrm{t}_{\mathrm{r}}$ |  | - | - | 300 | ns | II |
| SDA, SCL fall time | $t_{f}$ |  | - | - | 300 | ns | 11 |
| SCL setup time (stop condition) | ${ }^{\text {tSu;STO }}$ |  | 0.6 | - | - | $\mu \mathrm{s}$ | 11 |
| SDA, SCL input capacitance | $\mathrm{C}_{\mathrm{i}}$ |  | - | - | 10 | pF | II |



Note. S, Sr: start condition, P: stop condition

## Analog Characteristics

## Analog input characteristics

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, fin $=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{ISET}}=1.8 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=300 \Omega$,
$\mathrm{CH}-1$ set to clamp input, $\mathrm{CH}-2$ and $\mathrm{CH}-3$ set to bias input, $\mathrm{FCDATA}=227$, unless otherwise noted.
Internal mode settings are shown in table 1 in "Mode Condition Settings".

| Parameter | Symbol | Condition | Rating |  |  | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |
| Clamp voltage | $\mathrm{V}_{\text {CLMP }}$ | Clamp input, no signal input | 1.6 | 1.8 | 2.0 | V | I |
| Bias voltage | $V_{\text {BIAS }}$ | Bias input, no signal input | 2.1 | 2.3 | 2.5 | V | 1 |
| Input resistance | $\mathrm{R}_{\text {BIAS }}$ | Bias input | - | 20 | - | $\mathrm{k} \Omega$ | II |
| Filter mode input voltage | $\mathrm{V}_{\text {Al1 }}$ | Mode: b (bias), THD < 1.0\% | - | - | 1.4 | Vp-p | 1 |
|  | $\mathrm{V}_{\text {Al2 }}$ | Mode: c (clamp), THD < 1.0\% | - | - | 1.4 | Vp-p | 1 |
| Bypass mode input voltage | $\mathrm{V}_{\text {Al3 }}$ | Mode: $f$ (bias), THD < 1.0\% | - | - | 1.4 | Vp-p | 1 |
|  | $\mathrm{V}_{\text {Al4 }}$ | Mode: g (clamp), THD < 1.0\% | - | - | 1.4 | Vp-p | I |
| Direct mode input DC voltage range | $V_{\text {IDC }}$ | Direct mode, THD $<1.5 \%$, $\mathrm{V}_{\mathrm{IN}}<1.4 \mathrm{Vp}$-p | 1.5 | - | 3.2 | V | 1 |

Note. This item represents values of maximum input signal amplitude in which the output distortion rate shown in the condition column is filled. When the signal amplitude that exceeds this specification value is input, the output distortion rate is deteriorated. When using this device, the input signal level should be set not to exceed the standard value of the signal amplitude.

Filter mode and bypass mode frequency characteristics
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, fin $=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{ISET}}=1.8 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=300 \Omega$,
$\mathrm{CH}-1$ set to clamp input, $\mathrm{CH}-2$ and $\mathrm{CH}-3$ set to bias input, $\mathrm{FCDATA}=227$, unless otherwise noted.

| Parameter | Symbol | Condition | Rating |  |  | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |
| Cutoff frequency | $\mathrm{F}_{\mathrm{C} 1}$ | FCDATA $=0$ | - | 4.00 | - | MHz | II |
|  | $\mathrm{F}_{\mathrm{C} 2}$ | FCDATA $=10$ | 4.96 | 5.64 | 6.32 | MHz | 1 |
|  | $\mathrm{F}_{\mathrm{C} 3}$ | FCDATA $=227$ | 28.95 | 32.90 | 36.85 | MHz | 1 |
|  | $\mathrm{F}_{\mathrm{C} 4}$ | FCDATA $=255$ | - | 40.00 | - | MHz | II |
| Half fc mode cutoff frequency ratio | $\mathrm{R}_{\text {half1 }}$ | Half fc mode, FCDATA $=10$ | 42 | 47 | 52 | \% | I |
|  | $\mathrm{R}_{\text {half2 }}$ | Half fc mode, FCDATA $=227$ | 47.5 | 52.5 | 57.5 | \% | 1 |
| 4fc attenuation | $\mathrm{G}_{\text {SB }}$ | fin $\geq 4 \mathrm{fc}$, attenuation from fin $=100 \mathrm{kHz}$ | - | 50 | - | dB | II |
| Filter bypass mode passband | $\mathrm{F}_{\mathrm{BP}}$ | $\mathrm{V}_{\text {IN }}=1.0 \mathrm{Vp}-\mathrm{p}$, Gain $=-1 \mathrm{~dB}$ | 74.25 | 80 | - | MHz | II |

## Analog output characteristics

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, fin $=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{ISET}}=1.8 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=300 \Omega$, $\mathrm{CH}-1$ set to clamp input, $\mathrm{CH}-2$ and $\mathrm{CH}-3$ set to bias input, FCDATA $=227$, unless otherwise noted. Internal mode settings are shown in table 1 in "Mode Condition Settings".

| Parameter | Symbol | Condition | Rating |  |  | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |
| Filter mode output gain | $A_{V F}$ |  | -0.5 | 0 | 0.5 | dB | I |
| Filter bypass mode output gain | $A_{\text {VB }}$ |  | -0.5 | 0 | 0.5 | dB | 1 |
| Filter bypass mode gain error | $\mathrm{dA}_{\text {VBP }}$ | Gain error between filter mode and bypass mode | - | $\pm 0.2$ | - | dB | 1 |
| Channel to channel gain error | $\mathrm{d} \mathrm{V}_{\mathrm{VCH}}$ |  | - | - | $\pm 0.2$ | dB | 1 |
| Maximum output voltage | $V_{\text {out }}$ | Mode: $\mathrm{b}, \mathrm{c}, \mathrm{THD}<1.0 \%$ | - | 1.4 | - | Vp-p | I |
| Output distortion | $\mathrm{T}_{\text {HDB }}$ | Mode: $b$, fin $=100 \mathrm{kHz}, \mathrm{V}_{\text {IN }}=1.4 \mathrm{Vp}-\mathrm{p}$ | - | 0.2 | 1.0 | \% | 1 |
|  | $\mathrm{T}_{\text {HDC }}$ | Mode: c , fin $=100 \mathrm{kHz}, \mathrm{V}_{\text {IN }}=1.4 \mathrm{Vp}-\mathrm{p}$ | - | 0.2 | 1.0 | \% | 1 |
| Channel to channel crosstalk | $\mathrm{X}_{\text {TLK1 }}$ | $1.0 \mathrm{Vp}-\mathrm{p}$ input, fin $=1 \mathrm{MHz}$, between 2 channels | - | -80 | - | dB | II |
| MUX input to input crosstalk | $\mathrm{X}_{\text {TLK2 }}$ | $1.0 \mathrm{Vp}-\mathrm{p}$ input, fin $=1 \mathrm{MHz}$, between INnA and INnB | - | -70 | - | dB | II |
| Drive load resistance | $\mathrm{R}_{\mathrm{L}}$ | 1 load $=300 \Omega$ | - | - | 1 | load | 1 |
| ${ }^{2} \mathrm{C}$ response time | TIC | Response time from ACK bit output when changing settings using $I^{2} C$-BUS | - | - | 1 | $\mu \mathrm{s}$ | II |

## Reference voltage characteristics

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Symbol | Condition | Rating |  |  | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |
| REF output voltage | $\mathrm{V}_{\text {R1 }}$ | REF1 | - | 3.35 | - | V | II |
|  | $\mathrm{V}_{\text {R2 }}$ | REF2 | - | 2.45 | - | V | II |

## Test level

The definition of "Test Level" shown in the electrical characteristic table is as follows.
I : $100 \%$ of products tested at $\mathrm{Ta}=+25^{\circ} \mathrm{C}$.
II : Guaranteed as result of design and characteristics evaluation.

## Mode Condition Settings

Table 1. Mode settings

| Mode setting | Input type |  |  | fc mode | Filter/Bypass mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CH-1 | CH-2 | CH-3 |  |  |
| a | Clamp | Bias | Bias | Standard | Filter |
| b | Bias |  |  |  |  |
| c | Clamp |  |  |  |  |
| d | Bias |  |  | Half |  |
| e | Clamp |  |  |  |  |
| f | Bias |  |  | - | Bypass |
| g | Clamp |  |  |  |  |
| h | Direct |  |  | Standard | Filter |
| i |  |  |  | Half |  |
| j |  |  |  | - | Bypass |

## Evaluation Circuit Diagram



## FUNCTIONAL DESCRIPTION

## $I^{2} \mathrm{C}$-BUS Control

The SM5309A uses an $I^{2}$ C BUS interface to set the following functions.

1) Cutoff frequency
2) Input multiplexer selection
3) fc mode switching ( $1 / 2$ cutoff frequency switching)
4) Filter mode/filter bypass mode switching
5) Input type switching (sync-tip clamp, bias, direct)
6) Power-down function

The transfer rate of $\mathrm{I}^{2} \mathrm{C}$-BUS corresponds to the fast-mode (up to $400 \mathrm{kbit} / \mathrm{s}$ ). Note that the SM5309A does not support a read function (IC is write only).

## Basic cycle


$I^{2} \mathrm{C}$-BUS start/stop condition
The basic access cycle comprises the following elements.

1) Start condition
2) 1st byte: Slave address
3) 2nd byte: Subaddress
4) 3rd byte: Control data
5) Stop condition

If the input data does not match the slave address or the subaddress is incorrect, the corresponding ACK (acknowledge) bit is not output LOW. However, the ACK bit is output after 3rd byte irrespective of the byte data. Also note that the IC does not support a subaddress auto-increment function, hence each subaddress access requires all the basic cycle steps 1 to 5 .


## 1st byte: slave address

The ADS pin can set one of three slave addresses. Note that D0 must be " 0 (Write)". The input circuit of ADS pin is placed in analog supply (VCC, GND) area.

| ADS | 1st byte: slave address |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| L: GND | 90h | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 (W) |
| H: VCC | 92h | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 (W) |
| Open | 94h | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 (W) |

## 2nd byte: subaddress

The 2 nd byte sets the subaddress, selecting one of three registers.

| Register name | 2nd byte: subaddress |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| FCSET | 01h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| CONDITION1 | 02h | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| CONDITION2 | 03h | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

## 3rd byte: control data

The 3rd byte control data sets the register flags corresponding to the subaddress selected by 2 nd byte. The flags assigned are shown in the following table.

| Register name | 3rd byte: control data |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| FCSET | FCM | FC6 | FC5 | FC4 | FC3 | FC2 | FC1 | FC0 |  |
| CONDITION1 | CB5 | CB4 | CB3 | CB2 | CB1 | CB0 | - | - |  |
| CONDITION2 | PD | MUX | HALF | BYPASS | - | - | - | - |  |

## Flag settings

(1) Cutoff frequency

Register name: FCSET
Flag names: FCM, FC [6:0]
The FCSET register setting sets the cutoff frequency using one of two tuning adjustment functions, thus a total of 256 steps are possible.

| FCDATA | FCSET | Flag name |  |  |  |  |  |  |  | Cutoff frequency [MHz] | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FCM | FC6 | FC5 | FC4 | FC3 | FC2 | FC1 | FCO |  |  |
| 0 | 00h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 4.00 | $\bigcirc$ |
| 1 | 01h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 4.18 |  |
| 2 | 02h | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 4.35 |  |
| : |  |  |  |  |  |  |  |  |  |  |  |
| 125 | 7Dh | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 21.66 |  |
| 126 | 7Eh | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 21.79 |  |
| 127 | 7Fh | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 21.92 |  |
| 128 | 80h | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 7.51 |  |
| 129 | 81h | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 7.82 |  |
| 130 | 82h | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 8.11 |  |
| : |  |  |  |  |  |  |  |  |  |  |  |
| 253 | FDh | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 39.46 |  |
| 254 | FEh | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 39.72 |  |
| 255 | FFh | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 40.00 |  |

(2) Input type switching (sync-tip clamp, bias, direct)

Register name: CONDITION1
Flag names: CB [5:4], CB [3:2], CB [1:0]
These flags set the input type of $\mathrm{CH}-1, \mathrm{CH}-2$, and $\mathrm{CH}-3$ to one of three types: sync-tip clamp input, bias input, or direct input.

| Channel | Flag name |  | Input type | Default |
| :---: | :---: | :---: | :---: | :---: |
| CH-1 | CB5 | CB4 |  |  |
| CH-2 | CB3 | CB2 |  |  |
|  | CB1 | CB0 |  |  |
|  | L | Sync-tip clamp input | O | Bias input |

*1. An input coupling capacitor should not be connected when direct input is selected.
(3) Power-down mode select

Register name: CONDITION2
Flag name: PD
This flag selects standard/power-down for the analog block.

| Flag name | Mode | Default |
| :---: | :---: | :---: |
| PD | Standard (normal operation) | O |
| L | Power-down (no operation) |  |
| $H$ |  |  |

(4) Input multiplexer selection

Register name: CONDITION2
Flag name: MUX
This flag selects the A or B input for all three channels (IN1 $\times$, $\operatorname{IN} 2 \times$, IN $3 \times$ ). Note that this flag is significant only when the MUXSEL input is LOW. See "Input Multiplexer Switching (MUXSEL)".

| Flag name | Input selection ${ }^{* 1}$ | Default |
| :---: | :---: | :---: |
| MUX | INnA |  |
| L | INBB |  |
| H |  |  |

${ }^{*} 1$. $n=1,2,3$
(5) fc mode switching ( $1 / 2$ cutoff frequency switching)

Register name: CONDITION2
Flag name: HALF
This flag switches the cutoff frequency of CH-2 and $\mathrm{CH}-3$ to divide the value set by the FCSET register into halves. Note that the CH-1 cutoff frequency cannot be switched to $1 / 2$. This mode is suitable for systems where the sampling frequency varies due to $\mathrm{Y}, \mathrm{Cr}$, and Cb requirements, such as component signals.

| Flag name | fc mode | Default |
| :---: | :---: | :---: |
| HALF | $(\mathrm{CH}-1, \mathrm{CH}-2, \mathrm{CH}-3$ cutoff frequency is identical $)$ | O |
| L | Half fc mode <br> $(\mathrm{CH}-2, \mathrm{CH}-3$ cutoff frequency is $1 / 2$ that of $\mathrm{CH}-1)$ |  |
| H |  |  |

(6) Filter bypass mode

Register name: CONDITION2
Flag name: BYPASS
This flag allows the internal lowpass filter in SM5309A to be bypassed. Even in filter bypass mode, the input type and multiplexer function can all be set just as in filter mode. However, the cutoff frequency and fc mode settings have no effect on the outputs.

| Flag name |  | Filter |
| :---: | :---: | :---: |
| Default |  |  |
|  |  | O |
| L | Filter mode (signals pass through lowpass filter) |  |
| H | Filter bypass mode (signals bypass lowpass filter) |  |

## Lowpass Filter

The SM5309A has built-in 5th-order lowpass filters with variable cutoff frequency. The cutoff frequency range is set by the resistor $\left(\mathrm{R}_{\mathrm{ISET}}\right)$ connected between ISET and GND, and the cutoff frequency setting is determined by FCDATA data. The cutoff frequency vs. FCDATA values are listed in table 2, and shown graphically in figure 1 .
Table 2. Cutoff frequency vs. FCDATA ( $\mathrm{R}_{I S E T}=1.8 \mathrm{k} \Omega$ )

| FCDATA | FCSET (hex) | Cutoff freq. [MHz] | FCDATA | FCSET (hex) | Cutoff freq. [MHz] | FCDATA | $\begin{gathered} \hline \text { FCSET } \\ \text { (hex) } \end{gathered}$ | Cutoff freq. [MHz] | FCDATA | $\begin{aligned} & \hline \text { FCSET } \\ & \text { (hex) } \end{aligned}$ | Cutoff freq. [MHz] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 00 | 4.00 | 64 | 40 | 13.61 | 128 | 80 | 7.51 | 192 | C0 | 24.61 |
| 1 | 01 | 4.18 | 65 | 41 | 13.75 | 129 | 81 | 7.82 | 193 | C1 | 24.86 |
| 2 | 02 | 4.35 | 66 | 42 | 13.89 | 130 | 82 | 8.11 | 194 | C2 | 25.11 |
| 3 | 03 | 4.51 | 67 | 43 | 14.03 | 131 | 83 | 8.41 | 195 | C3 | 25.35 |
| 4 | 04 | 4.67 | 68 | 44 | 14.17 | 132 | 84 | 8.69 | 196 | C4 | 25.60 |
| 5 | 05 | 4.84 | 69 | 45 | 14.31 | 133 | 85 | 8.99 | 197 | C5 | 25.85 |
| 6 | 06 | 5.00 | 70 | 46 | 14.44 | 134 | 86 | 9.28 | 198 | C6 | 26.09 |
| 7 | 07 | 5.16 | 71 | 47 | 14.58 | 135 | 87 | 9.57 | 199 | C7 | 26.34 |
| 8 | 08 | 5.32 | 72 | 48 | 14.72 | 136 | 88 | 9.85 | 200 | C8 | 26.58 |
| 9 | 09 | 5.48 | 73 | 49 | 14.85 | 137 | 89 | 10.14 | 201 | C9 | 26.82 |
| 10 | OA | 5.64 | 74 | 4A | 14.99 | 138 | 8A | 10.43 | 202 | CA | 27.07 |
| 11 | OB | 5.80 | 75 | 4B | 15.12 | 139 | 8B | 10.72 | 203 | CB | 27.32 |
| 12 | 0 C | 5.96 | 76 | 4 C | 15.26 | 140 | 8 C | 11.00 | 204 | CC | 27.56 |
| 13 | OD | 6.12 | 77 | 4D | 15.40 | 141 | 8D | 11.29 | 205 | CD | 27.80 |
| 14 | OE | 6.28 | 78 | 4E | 15.53 | 142 | 8 E | 11.57 | 206 | CE | 28.04 |
| 15 | OF | 6.44 | 79 | 4 F | 15.67 | 143 | 8 F | 11.85 | 207 | CF | 28.28 |
| 16 | 10 | 6.58 | 80 | 50 | 15.80 | 144 | 90 | 12.11 | 208 | D0 | 28.52 |
| 17 | 11 | 6.74 | 81 | 51 | 15.94 | 145 | 91 | 12.39 | 209 | D1 | 28.76 |
| 18 | 12 | 6.89 | 82 | 52 | 16.07 | 146 | 92 | 12.67 | 210 | D2 | 28.99 |
| 19 | 13 | 7.05 | 83 | 53 | 16.20 | 147 | 93 | 12.95 | 211 | D3 | 29.24 |
| 20 | 14 | 7.20 | 84 | 54 | 16.34 | 148 | 94 | 13.22 | 212 | D4 | 29.48 |
| 21 | 15 | 7.36 | 85 | 55 | 16.48 | 149 | 95 | 13.50 | 213 | D5 | 29.72 |
| 22 | 16 | 7.51 | 86 | 56 | 16.61 | 150 | 96 | 13.78 | 214 | D6 | 29.96 |
| 23 | 17 | 7.67 | 87 | 57 | 16.74 | 151 | 97 | 14.05 | 215 | D7 | 30.21 |
| 24 | 18 | 7.82 | 88 | 58 | 16.88 | 152 | 98 | 14.32 | 216 | D8 | 30.44 |
| 25 | 19 | 7.97 | 89 | 59 | 17.01 | 153 | 99 | 14.60 | 217 | D9 | 30.66 |
| 26 | 1A | 8.12 | 90 | 5A | 17.14 | 154 | 9A | 14.87 | 218 | DA | 30.89 |
| 27 | 1B | 8.28 | 91 | 5B | 17.28 | 155 | 9B | 15.14 | 219 | DB | 31.12 |
| 28 | 1 C | 8.43 | 92 | 5 C | 17.42 | 156 | 9 C | 15.41 | 220 | DC | 31.36 |
| 29 | 1D | 8.58 | 93 | 5D | 17.55 | 157 | 9 D | 15.69 | 221 | DD | 31.59 |
| 30 | 1E | 8.73 | 94 | 5 E | 17.68 | 158 | 9E | 15.95 | 222 | DE | 31.81 |
| 31 | 1F | 8.89 | 95 | 5F | 17.81 | 159 | 9 F | 16.22 | 223 | DF | 32.04 |
| 32 | 20 | 9.01 | 96 | 60 | 17.93 | 160 | A0 | 16.44 | 224 | E0 | 32.23 |
| 33 | 21 | 9.16 | 97 | 61 | 18.06 | 161 | A1 | 16.71 | 225 | E1 | 32.45 |
| 34 | 22 | 9.31 | 98 | 62 | 18.19 | 162 | A2 | 16.97 | 226 | E2 | 32.68 |
| 35 | 23 | 9.46 | 99 | 63 | 18.31 | 163 | A3 | 17.24 | 227 | E3 | 32.90 |
| 36 | 24 | 9.61 | 100 | 64 | 18.44 | 164 | A4 | 17.51 | 228 | E4 | 33.17 |
| 37 | 25 | 9.76 | 101 | 65 | 18.58 | 165 | A5 | 17.77 | 229 | E5 | 33.42 |
| 38 | 26 | 9.90 | 102 | 66 | 18.71 | 166 | A6 | 18.03 | 230 | E6 | 33.68 |
| 39 | 27 | 10.05 | 103 | 67 | 18.84 | 167 | A7 | 18.30 | 231 | E7 | 33.93 |
| 40 | 28 | 10.20 | 104 | 68 | 18.97 | 168 | A8 | 18.56 | 232 | E8 | 34.19 |
| 41 | 29 | 10.35 | 105 | 69 | 19.10 | 169 | A9 | 18.82 | 233 | E9 | 34.44 |
| 42 | 2A | 10.49 | 106 | 6A | 19.23 | 170 | AA | 19.08 | 234 | EA | 34.69 |
| 43 | 2 B | 10.64 | 107 | 6B | 19.36 | 171 | AB | 19.34 | 235 | EB | 34.94 |
| 44 | 2 C | 10.79 | 108 | 6 C | 19.49 | 172 | AC | 19.60 | 236 | EC | 35.20 |
| 45 | 2D | 10.94 | 109 | 6D | 19.62 | 173 | AD | 19.86 | 237 | ED | 35.44 |
| 46 | 2 E | 11.08 | 110 | 6 E | 19.75 | 174 | AE | 20.12 | 238 | EE | 35.70 |
| 47 | 2 F | 11.22 | 111 | 6 F | 19.88 | 175 | AF | 20.38 | 239 | EF | 35.96 |
| 48 | 30 | 11.36 | 112 | 70 | 20.01 | 176 | B0 | 20.62 | 240 | F0 | 36.20 |
| 49 | 31 | 11.51 | 113 | 71 | 20.13 | 177 | B1 | 20.88 | 241 | F1 | 36.45 |
| 50 | 32 | 11.65 | 114 | 72 | 20.26 | 178 | B2 | 21.13 | 242 | F2 | 36.70 |
| 51 | 33 | 11.80 | 115 | 73 | 20.39 | 179 | B3 | 21.40 | 243 | F3 | 36.96 |
| 52 | 34 | 11.94 | 116 | 74 | 20.52 | 180 | B4 | 21.65 | 244 | F4 | 37.20 |
| 53 | 35 | 12.08 | 117 | 75 | 20.64 | 181 | B5 | 21.90 | 245 | F5 | 37.45 |
| 54 | 36 | 12.23 | 118 | 76 | 20.77 | 182 | B6 | 22.16 | 246 | F6 | 37.70 |
| 55 | 37 | 12.37 | 119 | 77 | 20.90 | 183 | B7 | 22.41 | 247 | F7 | 37.96 |
| 56 | 38 | 12.51 | 120 | 78 | 21.03 | 184 | B8 | 22.66 | 248 | F8 | 38.20 |
| 57 | 39 | 12.65 | 121 | 79 | 21.15 | 185 | B9 | 22.92 | 249 | F9 | 38.44 |
| 58 | 3A | 12.80 | 122 | 7A | 21.28 | 186 | BA | 23.17 | 250 | FA | 38.70 |
| 59 | 3B | 12.94 | 123 | 7B | 21.41 | 187 | BB | 23.42 | 251 | FB | 38.95 |
| 60 | 3 C | 13.08 | 124 | 7C | 21.54 | 188 | BC | 23.67 | 252 | FC | 39.21 |
| 61 | 3D | 13.22 | 125 | 7D | 21.66 | 189 | BD | 23.93 | 253 | FD | 39.46 |
| 62 | 3E | 13.36 | 126 | 7 E | 21.79 | 190 | BE | 24.18 | 254 | FE | 39.72 |
| 63 | 3F | 13.51 | 127 | 7F | 21.92 | 191 | BF | 24.43 | 255 | FF | 40.00 |



Figure 1. Cutoff frequency vs. FCDATA $\left(\mathrm{R}_{\mathrm{ISET}}=1.8 \mathrm{k} \Omega\right)$

## $\mathrm{R}_{\text {ISET }}$

$\mathrm{R}_{\text {ISET }}$ controls the internal current source, and its connection is essential. The recommended value $\left(\mathrm{R}_{\text {ISET }}\right)$ is $1.8 \mathrm{k} \Omega$. In power-down mode and filter bypass mode, no current flows into $\mathrm{R}_{\text {ISET }}$ -
Note. A value other than $1.8 \mathrm{k} \Omega$ will change the current consumption of SM5309A. In the determination of resistance value, caution should be taken to ensure the power dissipation does not exceed the absolute maximum rating for the package.

## Half fc Mode

In half fc mode, the $\mathrm{CH}-2$ and $\mathrm{CH}-3$ cutoff frequency is $1 / 2$ that of the $\mathrm{CH}-1$ cutoff frequency setting. Half fc mode is useful for systems where the sampling frequency varies due to luminance $(\mathrm{Y})$ and color difference signal $(\mathrm{Cr}, \mathrm{Cb})$ requirements as in component signals.

## Group Delay Characteristics

The group delay varies with the cutoff frequency setting. Note also that in half fc mode, the group delay between $\mathrm{CH}-1$ and $\mathrm{CH}-2 / \mathrm{CH}-3$ varies.

## Filter Bypass Mode

In filter bypass mode, the internal lowpass filter in SM5309A is bypassed and the signal is input to the output buffer stage directly. In filter bypass mode, the input type and multiplexer function are set just as for filter mode. But the cutoff frequency setting and fc mode setting have no effect on the outputs. In this mode, the passband frequency is 80 MHz (typ), which can support SXGA-class signals.

## Input Multiplexer Switching (MUXSEL)

The input multiplexer setting can also be set using the MUXSEL input. When set using the $I^{2} \mathrm{C}$-BUS, a certain amount of communication time is required, but the setting can be made using the MUXSEL input with arbitrary timing for high-speed switching. The input circuit of MUXSEL pin is placed in analog supply (VCC, GND) area.

| MUXSEL pin | MUX flag | Multiplexer selection*1 |
| :---: | :---: | :---: |
| L: GND | L | INnA |
| L: GND | H | INnB |
| H: VCC | L | INnB |
| H: VCC | $H$ | INnB |

[^0]
## Power-ON Reset

When power is applied, an internal power-ON reset circuit operates initializing the internal register flags to their default settings. At power-ON, all supplies should be applied simultaneously.

## Reference Voltage (REF)

The REFn pins $(\mathrm{n}=1,2)$ are internal reference voltage outputs. A $10 \mu \mathrm{~F}$ capacitor connected between pin and ground is recommended for stability of movement. REF1 and REF2 are independent reference voltage outputs, and have no correspondence with settings of $\mathrm{CH}-1, \mathrm{CH}-2$, and $\mathrm{CH}-3$.

## USAGE PRECAUTIONS

## Slave Address Setting

When slave address 92 h is used, the ADS pin pull-up to VCC. When slave address 94 h is used, the ADS input must be left open circuit. In this case, an external resistor should be connected as shown in figure 2 to reduce the risk of malfunction in the $\mathrm{I}^{2} \mathrm{C}$-BUS interface due to large spikes or other noise invaded from outside. The recommended value is $10 \mathrm{k} \Omega$.

## Direct Input Mode

In direct input mode, the signal is connected to the input without an input capacitor. However, the input DC voltage range varies with the use situation, hence the signal must be appropriately biased for the use situation. If the input voltage exceeds "Direct mode input DC voltage range" (see "Analog input characteristics"), take care of harmonic distortion may occur in the output signal. (For defending device breakdown occur, input bottom voltage and top voltage should be set within the absolute maximum ratings.)


Figure 2. Slave address 94 h setting


Figure 3. Direct input mode

## Power Supply Invest Timing

The SM5309A uses 2-type power supply, analog one (VCC) and $I^{2} \mathrm{C}$-BUS one (VDD). Therefore all power supply pins should be forced voltage at the same time power supply invested. In the case analog power supply and $\mathrm{I}^{2} \mathrm{C}$-BUS one are set up separately, composing system the time-lag to makes short time as standard under 1 ms is need. And if voltage of $\mathrm{I}^{2} \mathrm{C}$-BUS interface power supply comes higher than one of analog power supply, it is necessary to set voltage of $\mathrm{I}^{2} \mathrm{C}$-BUS interface power supply to make potential difference bellow 250 mV as compared with voltage of analog one.

## TYPICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, fin $=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{ISET}}=1.8 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=300 \Omega$, unless otherwise noted.


Figure 4. Gain and Phase characteristics (filter bypass mode)


Figure 6. Gain and Phase characteristics (standard fc mode, FCDATA $=10$ )


Figure 8. Gain and Phase characteristics (half fc mode, FCDATA = 10)


Figure 5. Gain and Group delay characteristics (filter bypass mode)


Figure 7. Gain and Group delay characteristics (standard fc mode, FCDATA = 10)


Figure 9. Gain and Group delay characteristics (half fc mode, FCDATA = 10)


Figure 10. Gain and Phase characteristics (standard fc mode, FCDATA = 227)


Figure 12. Gain and Phase characteristics (half fc mode, $\mathrm{FCDATA}=227$ )


Figure 11. Gain and Group delay characteristics $($ standard fc mode, FCDATA $=227)$


Figure 13. Gain and Group delay characteristics (half fc mode, FCDATA = 227)


Figure 14. Gain vs. FCDATA, fc mode

|  | FCDATA | fc mode |
| :---: | :---: | :---: |
| $(1)$ | 227 | standard |
| $(2)$ | 227 | half |
| $(3)$ | 10 | standard |
| $(4)$ | 10 | half |



Figure 16. Group delay vs. FCDATA, fc mode

|  | FCDATA | fc mode |
| :---: | :---: | :---: |
| $(1)$ | 227 | standard |
| $(2)$ | 227 | half |
| $(3)$ | 10 | standard |
| $(4)$ | 10 | half |



Figure 15. Phase vs. FCDATA, fc mode

|  | FCDATA | fc mode |
| :---: | :---: | :---: |
| $(1)$ | 227 | standard |
| $(2)$ | 227 | half |
| $(3)$ | 10 | standard |
| $(4)$ | 10 | half |


*1. filter mode, FCDATA $=0$
*2. filter mode, FCDATA $=255$
*3. filter bypass mode
Figure 17. $\mathrm{I}_{\mathrm{CC} 1,2,3}$ vs. $\mathrm{V}_{\mathrm{CC}}$


Figure 19. $\mathrm{I}_{\mathrm{CC} 4}$ vs. $\mathrm{V}_{\mathrm{CC}}$


Figure 21. Gain vs. $\mathrm{V}_{\mathrm{CC}}$


Figure 18. $\mathrm{I}_{\mathrm{CC} 1,2,3} \mathrm{vs} . \mathrm{Ta}$


Figure 20. $\mathrm{I}_{\mathrm{CC} 4}$ vs. Ta


Figure 22. Gain vs. Ta


Figure 23. $\mathrm{V}_{\text {IN }}$ vs. $\mathrm{V}_{\text {OUT }}$ (filter mode, direct mode)


Figure $24 . \mathrm{V}_{\text {IN }}$ vs. $\mathrm{V}_{\text {OUT }}$ (filter bypass mode, direct mode)

Please pay your attention to the following points at time of using the products shown in this document.
The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from SEIKO NPC CORPORATION (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.

## SEIKO NPC CORPORATION

15-6, Nihombashi-kabutocho, Chuo-ku,
Tokyo 103-0026, Japan
Telephone: +81-3-6667-6601
Facsimile: +81-3-6667-6611
http://www.npc.co.jp/
Email: sales@npc.co.jp


[^0]:    *1. $n=1,2,3$

