

April 1988 Revised August 2000

74F32

Quad 2-Input OR Gate

General Description


This device contains four independent gates, each of which performs the logic OR function.

Ordering Code:


		,
Order Number	Package Number	Package Description
74F32SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F32SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F32MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74F32PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Unit Loading/Fan Out

Pin Names	Deceriation	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
A _n , B _n	Inputs	1.0/1.0	20 μA/-0.6 mA	
O _n	Outputs	50/33.3	−1 mA/20 mA	

© 2000 Fairchild Semiconductor Corporation

DS009463

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Storage Temperature -65°C to +150°C

 $\begin{array}{lll} \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \mbox{Junction Temperature under Bias} & -55\mbox{°C to } +150\mbox{°C} \\ \mbox{V_{CC} Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{Input Voltage (Note 2)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \end{array}$

Input Current (Note 2)

-30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to } +5.5\mbox{V} \end{array}$

Current Applied to Output

in LOW State (Max) ${\rm twice\ the\ rated\ I_{OL}\ (mA)}$ ESD Last Passing Voltage (Min) ${\rm 4000V}$

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	•		Min	Тур	Max	Units	v _{cc}	Conditions		
V _{IH}			2.0			V		Recognized as a HIGH Signal		
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA		
V _{OH}	Output HIGH 10	% V _{CC}	2.5			V	Min	I _{OH} = -1 mA		
	Voltage 5	% V _{CC}	2.7					$I_{OH} = -1 \text{ mA}$		
V _{OL}	Output LOW 10	% V _{CC}			0.5	V	Min	I _{OL} = 20 mA		
	Voltage				0.5			I _{OL} = 20 IIIA		
I _{IH}	Input HIGH				5.0 u	μА	Max	V _{IN} = 2.7V		
	Current				3.0	μА	IVIAX			
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V		
	Breakdown Test					μΑ		V _{IN} = 7.0 V		
I _{CEX}	Output HIGH				50	μА	Max	V _{OUT} = V _{CC}		
	Leakage Current							VOUT - VCC		
V _{ID}	Input Leakage		4.75			٧	0.0	I _{ID} = 1.9 μA		
	Test						0.0	All Other Pins Grounded		
I _{OD}	Output Leakage			3.75	2.75	μА	0.0	V _{IOD} = 150 mV		
	Circuit Current				3.73			All Other Pins Grounded		
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$		
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V		
I _{CCH}	Power Supply Current			6.1	9.2	mA	Max	V _O = HIGH		
I _{CCL}	Power Supply Current			10.3	15.5	mA	Max	$V_O = LOW$		

AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_{A} = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	3.0	4.2	5.6	3.0	7.5	3.0	6.6	ns
t _{PHL}	A _n , B _n to O _n	3.0	4.0	5.3	2.5	7.5	3.0	6.3	



3



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 5.0±0.1 -A-7.72 4.16 6.4 -B-3.2 0.65 0.2 C B A ALL LEAD TIPS LAND PATTERN RECOMMENDATION PIN #1 IDENT. SEE DETAIL A ALL LEAD TIPS 1.2 MAX - 0.90 +0.15 0.09-0.20 -C-- 0.10±0.05 0.19 - 0.30 **♦** 0.13 **№** A B**⑤** C**⑤** -12.00° TOP & BOTTOM R0.09 MIN-GAGE PLANE NOTES: 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. -1.00-R0.09 MIN MTC14RevC3 DETAIL A 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 14 13 12 11 10 9 8 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320(7.620 - 8.128)0.060 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ (1.905 ± 0.381) (7.112) MIN 0.014 -- 0.023 0.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 ^{+0.040} -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N144 (REV.F)

www.fairchildsemi.com

www.fairchildsemi.com