

## TISP4A270H3BJ LCAS R LINE Protector

## Optimized LCAS R LINE Protector

TISP4A270H3BJ $\mathrm{V}_{(\mathrm{BO})}$ Derived from:
-Break Switch, SW1 \& SW2, Ratings
-Ring Return Switch, SW3, Rating
-Ringing Access Switch, SW4, Rating
-Switch Isolation Ratings
-Battery Voltage Range of -40 V to -60 V
-Power Fault Conditions
-Lightning Impulse Conditions
-LCAS Characteristic Temperature Range
TISP4A270H3BJ Designed for:
-Battery-Backed Ringing Circuits Voltage Swing $\qquad$ 103 V rms Ringing with -60 V Battery Allows $\qquad$ Temperature Range $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Device | $\mathbf{V}_{\text {DRM }}$ <br> $\mathbf{V}$ | $\mathbf{V}_{(B O)}$ <br> $\mathbf{V}$ |
| :---: | :---: | :---: |
| '4A270 | +160 | +217 |
|  | -222 | -270 |

Rated for International Surge Wave Shapes

| Wave Shape | Standard | IPPSM <br> A |
| :---: | :---: | :---: |
| $2 / 10$ | GR-1089-CORE | 500 |
| $10 / 700$ | ITU-T K.20/45/21 | 150 |
| $10 / 1000$ | GR-1089-CORE | 100 |

## Tr

$\qquad$ UL Recognized Components

SMB Package (Top View)


MD4A270B
Device Symbol and Circuit Application


## Description

The TISP4A270H3BJ is an asymmetrical-bidirectional thyristor surge protective device (SPD). It is designed to limit the peak voltages on the R LINE (Ring Line) terminal of ' $7581 / 2 / 3$ LCAS (Line Card Access Switch) devices. The TISP4A270H3BJ must have the bar-indexed terminal 1 (G) connected to the protective ground and terminal $2(\mathrm{R})$ connected to the $\mathrm{R}_{\mathrm{LINE}}$ terminal.

The TISP4A270H3BJ voltages are chosen to give $\mathrm{R}_{\text {LINE }}$ terminal protection for all LCAS switch conditions. The most potentially stressful condition is low level power cross when the switches are closed. Under this condition, the TISP4A270H3BJ limits the voltage and corresponding LCAS dissipation until the LCAS thermal trip operates and opens the switches.

Under open-circuit ringing conditions, the $R_{\text {LINE }}$ terminal will have high peak voltages. For battery backed ringing, the $R_{\text {LINE }}$ terminal will have a larger peak negative voltage than positive, i.e. the peak voltages are asymmetric. The TISP4A270H3BJ has a similar voltage asymmetry which will allow the maximum possible ringing voltage, while still giving protection. With a connected telephone line, the LCAS T LINE (Tip Line) terminal voltage levels will be less than $50 \%$ of the open-circuit $R_{\text {LINE }}$ terminal values. So the $\mathrm{T}_{\text {LINE }}$ terminal can be protected by a symmetricalbidirectional overvoltage protector of the TISP4xxxH3BJ series.

## How to Order

| Device | Package | Carrier | For Standard <br> Termination Finish <br> Order As | For Lead Free <br> Termination Finish <br> Order As |
| :---: | :---: | :---: | :---: | :---: |
| TISP4A270H3BJ | BJ (SMB/DO-214AA with J-Bend) | R (Embossed Tape Reeled) | TISP4A270H3BJR | TISP4A270H3BJRS |

[^0]
## TISP4A270H3BJ LCAS R LINE Protector

## Description (Continued)

These devices allow signal voltages up to the maximum off-state voltage value, $\mathrm{V}_{\mathrm{DRM}}$, see Figure 1 . Voltages above $\mathrm{V}_{\mathrm{DRM}}$ are clipped and will not exceed the breakover voltage, $\mathrm{V}_{(\mathrm{BO})}$, level. If sufficient current flows due to the overvoltage, the device switches into a low-voltage on-state condition, which diverts the current from the overvoltage though the device. When the diverted current falls below the holding current, $\mathrm{I}_{\mathrm{H}}$, level the devices switches off and restores normal system operation.

The TISP4A270H3BJ is guaranteed to voltage limit and withstand the listed international lightning surges in both polarities. This high current protection device is in a plastic SMB package (JEDEC DO-214AA) and supplied in embossed tape reel pack.

## Absolute Maximum Ratings, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ (Unless Otherwise Noted)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\begin{array}{lc}\text { Repetitive peak off-state voltage, (see Note 1) } & \begin{array}{c}\text { T } \\ \text { A }\end{array}=25^{\circ} \mathrm{C} \\ \mathrm{T}_{\mathrm{A}}=-40{ }^{\circ} \mathrm{C}\end{array}$ | V ${ }_{\text {DRM }}$ | $\begin{gathered} +160 /-222 \\ 148 /-206 \end{gathered}$ | V |
| Non-repetitive peak on-state pulse current (see Notes 2 and 3) <br> 2/10 (GR-1089-CORE, $2 / 10$ voltage wave shape) <br> $5 / 310$ (ITU-T K.44, 10/700 $\mu$ s voltage wave shape used in K.20/45/21) <br> 10/1000 (GR-1089-CORE, 10/1000 voltage wave shape) | IPPSM | $\begin{aligned} & 500 \\ & 150 \\ & 100 \end{aligned}$ | A |
| Non-repetitive peak on-state current (see Notes 2, 3 and 4) $20 \mathrm{~ms}(50 \mathrm{~Hz})$ full sine wave $16.7 \mathrm{~ms}(60 \mathrm{~Hz})$ full sine wave 1000 s $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ a.c. | $\mathrm{I}_{\text {TSM }}$ | $\begin{aligned} & 55 \\ & 60 \\ & 2.2 \end{aligned}$ | A |
| Initial rate of rise of on-state current, Exponential current ramp, Maximum ramp value < 200 A | $\mathrm{di}_{\mathrm{T}} / \mathrm{dt}$ | 400 | A/ $\mu \mathrm{s}$ |
| Junction temperature | $\mathrm{T}_{J}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 1. See Figure 7 for voltage values at intermediate temperatures.
2. Initially, the TISP4A270H3BJ must be in thermal equilibrium with $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.
3. The surge may be repeated after the TISP4A270H3BJ returns to its initial conditions.
4. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. See Figure 6 for the current ratings at other durations. Derate current values at $-0.61 \% /{ }^{\circ} \mathrm{C}$ for ambient temperatures above $25^{\circ} \mathrm{C}$.

## Overload Ratings, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ (Unless Otherwise Noted)

| Rating | Symbol | Value |
| :--- | :---: | :---: |
| Maximum overload on-state current without open circuit, $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ a.c. (see Note 5) |  |  |
| 0.03 s |  |  |
| 0.07 s |  |  |
| 1.6 s | $\mathrm{I}_{\mathrm{T}(\mathrm{OV}) \mathrm{M}}$ | 40 |
| 5.0 s |  | 8 |
| 1000 s |  | 7 |

NOTE 5: Peak overload on-state current during a.c. power cross tests of GR-1089-CORE and UL 1950/60950. These electrical stress levels may damage the TISP4A270H3BJ silicon chip. After test, the pass criterion is either that the device is functional or, if it is faulty, that it has a short circuit fault mode. In the short circuit fault mode, the following equipment is protected as the device is a permanent short across the line. The equipment would be unprotected if an open circuit fault mode developed.

## TISP4A270H3BJ LCAS R LINE Protector

## BOURNS ${ }^{\circ}$

Electrical Characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Unless Otherwise Noted)

| Parameter |  | Test Conditions |  | Min | Typ | Max | Unit <br> $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDRM | Repetitive peak offstate current | $\mathrm{V}_{\mathrm{D}}=+100 \mathrm{~V}$ and -200 V | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{gathered} \pm 5 \\ \pm 10 \end{gathered}$ |  |
| $\mathrm{V}_{(\mathrm{BO})}$ | Breakover voltage | $\mathrm{dv} / \mathrm{dt}= \pm 250 \mathrm{~V} / \mathrm{ms}, \quad \mathrm{R}$ Sou |  |  |  | $\begin{aligned} & \hline+217 \\ & -270 \end{aligned}$ | V |
| $\mathrm{V}_{\text {(BO) }}$ | Ramp breakover voltage | $\mathrm{dv} / \mathrm{dt} \leq \pm 1 \mathrm{kV} / \mathrm{us}$, Linear vo $\mathrm{dv} / \mathrm{dt}= \pm 20 \mathrm{~A} / \mathrm{us}$, Linear cu | $\begin{aligned} & \mathrm{n} \text { ramp value }= \pm 500 \mathrm{~V} \\ & \mathrm{n} \text { ramp value }= \pm 10 \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & \hline+231 \\ & -288 \end{aligned}$ | V |
| ${ }^{\text {(BO) }}$ | Breakover current | $\mathrm{dv} / \mathrm{dt}= \pm 250 \mathrm{~V} / \mathrm{ms}, \quad \mathrm{R}$ Sou |  | $\pm 0.15$ |  | $\pm 0.6$ | A |
| $\mathrm{I}_{\mathrm{H}}$ | Holding current | $\mathrm{I}_{\mathrm{T}}= \pm 5 \mathrm{~A}, \mathrm{di} / \mathrm{dt}=+/-30 \mathrm{~mA}$ |  | $\pm 0.15$ |  | $\pm 0.6$ | A |
| dv/dt | Critical rate of rise of off-state voltage | Linear voltage ramp, Maxim | $85 \mathrm{~V}_{\text {DRM }}$ | $\pm 5$ |  |  | kV/us |
| $\mathrm{I}_{\mathrm{D}}$ | Off-state current | $\mathrm{V}_{\mathrm{D}}= \pm 50 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {off }}$ | Off-state capacitance | $\mathrm{f}=1 \mathrm{MHz}, \quad \mathrm{V}_{\mathrm{d}}=1 \mathrm{Vrms}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=100 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=50 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=0 \\ & \mathrm{~V}_{\mathrm{D}}=-1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=-2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=-5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=-50 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=-100 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 21 \\ & 27 \\ & 41 \\ & 48 \\ & 56 \\ & 61 \\ & 68 \\ & 62 \\ & 56 \\ & 48 \\ & 40 \\ & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 23 \\ & 29 \\ & 46 \\ & 53 \\ & 62 \\ & 67 \\ & 74 \\ & 68 \\ & 62 \\ & 52 \\ & 45 \\ & 28 \\ & 22 \end{aligned}$ | pF |

## Thermal Characteristics

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {®JA }}$ Junction to free air thermal resistanc | $\begin{aligned} & \text { EIA/JESD51-3 PCB, } \mathrm{I}_{\mathrm{T}}=\mathrm{I}_{\mathrm{TSM}(1000)}, \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, (see Note 6) } \end{aligned}$ |  |  | 113 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $265 \mathrm{~mm} \times 210 \mathrm{~mm}$ populated line card, 4-layer PCB, $\mathrm{I}_{\mathrm{T}}=\mathrm{I}_{\mathrm{TSM}(1000),} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 50 |  |  |

NOTE 6: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

## TISP4A270H3BJ LCAS RLINE Protector

## \#OURNS ${ }^{\circledR}$

## Parameter Measurement Information



Figure 1. Voltage-Current Characteristic for R and G Terminal Pair All Measurements are Referenced to the G Terminal

Typical Characteristics


Figure 2.
ON-STATE CURRENT
vs
ON-STATE VOLTAGE


Figure 4.


Figure 3.
NORMALIZED HOLDING CURRENT
vs


Figure 5.

## TISP4A270H3BJ LCAS R LINE Protector

Rating and Thermal Information


Figure 6.


Figure 7.

## APPLICATIONS INFORMATION

## Calculation of the TISP4A270H3BJ Voltage Values

Figure 8 and the following text summarizes the derivation process for the TISP4A270H3BJ voltages. Details of the full process and other design aspects are covered by the document entitled TISP4A270H3BJ - Optimized '758x LCAS Overvoltage Protection.


Figure 8. Derivation of TISP4A270H3BJ $\mathrm{V}_{(\mathrm{BO})}$ and $\mathrm{V}_{\text {DRM }}$
APRIL 2002 - REVISED FEBRUARY 2005
Specifications are subject to change without notice.
Customers should verify actual device performance in their specific applications.

## TISP4A270H3BJ LCAS R LINE Protector

## mourns ${ }^{\text {® }}$

## Calculation of the TISP4A270H3BJ Voltage Values (Continued)

Box A: The voltage rating of the break and ring return switches and their isolation decreases with temperature. At the minimum LCAS operating temperature of $-40^{\circ} \mathrm{C}$, the switch rating is $\pm 310 \mathrm{~V}$.

Box B: A switch pole voltage rating to ground is reduced by any opposing bias voltage applied to the other pole. For battery-backed ringing the d.c. bias on $T_{\text {RINGING }}$ is zero. Bias voltages are applied to the $R_{B A T}$ and $T_{\text {BAT }}$ poles by the SLIC. For SLIC output levels of zero and -60 V , the $R_{\text {LINE }}$ and $\mathrm{T}_{\text {LINE }}$ voltage ratings to ground become +250 V and -310 V at $-40^{\circ} \mathrm{C}$.

Box C: Allowing for the extreme condition of a power fault at $-40^{\circ} \mathrm{C}$, the overvoltage protector $\mathrm{V}_{(\mathrm{BO})}$ at its highest temperature must not exceed +250 V and -310 V. The IEEE Standard C62.37.1-2000, IEEE Guide for the Application of Thyristor Surge Protective Devices, pp 25-27 recommends a factor of 1.15 for the ratio of the power fault $\mathrm{V}_{(\mathrm{BO})}$ to the $25^{\circ} \mathrm{C} \mathrm{V}_{(\mathrm{BO})}$. Applying this factor makes the $25^{\circ} \mathrm{C} \mathrm{V}_{(\mathrm{BO})}$ voltage values +217 V and -270 V .

Box D: From the $\mathrm{V}_{(\mathrm{BO})}$ values the values of protector $25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{DRM}}$ were determined as +160 V and -222 V .
Box E: Derating the $25^{\circ} \mathrm{C} \mathrm{V}_{\text {DRM }}$ down to the LCAS minimum operating temperature gives $-40^{\circ} \mathrm{C} \mathrm{V}_{\text {DRM }}$ values of +148 V and -206 V . A further rating check has to be done on the ringing access switch, SW4. The limit condition is in the negative ringing polarity. The applied ringing voltage to the $R_{\text {RINGING }}$ terminal must not exceed -205 V when the $\mathrm{R}_{\text {LINE }}$ terminal is at +250 V . For a battery voltage of -40 V and -60 V the a.c. ringing levels must not exceed 117 V rms and 102 V rms respectively. In IVD (Integrated Voice Data) applications the a.c. ringing level must be reduced by the level of digital signal applied to the line. For a 20 V peak ADSL signal level, the ringing voltages reduce to 103 V rms and 89 V rms respectively.

Figure 9 shows a typical application circuit. Fuses F1 and F2 need high breaking capacity to safely interrupt 40 A rms (UL 60950) and 60 A rms (Telcordia GR-1089-CORE) currents from a $600 \mathrm{~V} \mathrm{rms} \mathrm{source} .\mathrm{The} \mathrm{Bourns}{ }^{\circledR}$ Telefuse ${ }^{\text {TM }}$ type B1250T is a surface mount fuse which has UL recognition for these UL and Telcordia standards. The TISP4A270H3BJ is overload rated to carry currents up to 60 A rms for the time period that it takes the fuse to operate.


Figure 9. ADSL IVD using Common Protection

## MECHANICAL DATA

## Recommended Printed Wiring Land Pattern Dimensions



## Device Symbolization Code

Devices will be coded as below. Terminal 1 is indicated by an adjacent bar marked on the package body.

| Device | Symbolization <br> Code |
| :---: | :---: |
| TISP4A270H3BJ | 4A270H |

## Carrier Information

For production quantities, the carrier will be embossed tape reel pack. Evaluation quantities may be shipped in bulk pack or embossed tape.

| Package | Carrier | Standard Quantity |
| :---: | :---: | :---: |
| SMB | Embossed Tape Reel Pack | 3000 |

## TISP4A270H3BJ LCAS R LiNE Protector <br> POURNS ${ }^{\text {® }}$

## MECHANICAL DATA

## SMB (DO-214AA) Plastic Surface Mount Diode Package

This surface mount package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.


## TISP4A270H3BJ LCAS R

## MECHANICAL DATA

Tape Dimensions


NOTES: A. The clearance between the component and the cavity must be within $0.05 \mathrm{~mm}(.002 \mathrm{in}) \mathrm{MIN}$. to $0.65 \mathrm{~mm}(.026 \mathrm{in})$ MAX. so that the component cannot rotate more than $20^{\circ}$ within the determined cavity.
B. Taped devices are supplied on a reel of the following dimensions:-

Reel diameter: $\quad 330 \mathrm{~mm} \pm 3.0 \mathrm{~mm}$ (12.99 in $\pm .118 \mathrm{in}$ ) Reel hub diameter 75 mm (2.95 in) MIN.
Reel axial hole: $\quad 13.0 \mathrm{~mm} \pm 0.5 \mathrm{~mm}(.512 \mathrm{in} \pm .020 \mathrm{in})$
C. 3000 devices are on a reel.


[^0]:    *RoHS Directive 2002/95/EC Jan 272003 including Annex
    APRIL 2002 - REVISED FEBRUARY 2005
    Specifications are subject to change without notice.
    Customers should verify actual device performance in their specific applications.

