



ST2032A

8 BIT Microcontroller with 32K bytes ROM

Notice: Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice This is not a final specification. Some parameters are subject to change.

1. FEATURES

■ Totally static pipeline CPU

■ ROM: 32K x 8-bit ■ RAM: 1K x 8-bit

Stack: Up to 128-level deepOperation voltage: 2.4V ~ 3.4V

Built-in double DC-DC voltage converter for LCD driver

■ I/O ports

- 24 CMOS bidirectional bit programmable I/O pins, sixteen (Port-B/C) are shared with LCD drives
- Bit programmable pull-up for input pins
- Hardware de-bounce option for Port-A
- Low voltage detector
- Timer/Counter:
 - Two 8-bit timer/16-bit event counter
 - One 8-bit Base timer
- 6 hardware interrupts with dedicated exception vectors
 - External interrupt (edge triggered)
 - Timer0 interrupt
 - Timer1 interrupt
 - Base timer interrupt
 - Port-A[7~0] interrupt (transition triggered)
 - DAC reload interrupt

- Dual clock sources with warm-up timer
 - Low frequency crystal oscillator


- LCD controller/driver
 - Resolution: 20x16 ~ 36x16, maximum 576 dots
 - Two clock source options: RC and resonator oscillator
 - Internal bias resistors (1/5 bias) with 16-level driving strength control
 - Up to 12-level contrast control
 - Keyboard-scan function supported on 16 shared segment drives
- Programmable sound generator (PSG)
 - Two channels with three playing modes
 - Tone/noise generator
 - 16-level volume control
 - Dedicated outputs for directly connection to buzzer
- PWM DAC: Three modes up to 8-bit resolution
- Three power down modes:
 - WAI0 mode
 - WAI1 mode
 - STP mode

2. GENERAL DESCRIPTION

The ST2032A is a 8-bit microcontroller designed with CMOS silicon gate technology. This single chip microcontroller is useful for translator, databank and other consumer applications. It integrates with SRAM, mask ROM, LCD controller/driver,

DC-DC voltage converter, I/O ports, timers, PSG and PWM DAC. This chip also builds in dual oscillators for the chip performance enhancement.

3. PAD DIAGRAM



4. PAD CENTER COORDINATES

Chip size:2390 x 2480 (µm)
 Coordinate: Pad center (µm)
 Origin: Chip center
 Substrate connection: GND

Unit: um

		Pad C	enter	PAD I	этсн
PAD#	SIGNAL	Mic	rons	ו שמו	11011
		X	Y	X	Y
1	TEST	-1134. 85	1066. 95	105. 1	117. 95
2	OSCX0	-1134. 85	946. 95	0	120
3	OSCXI	-1134. 85	826. 95	0	120
4	RESETB	-1134. 85	706. 95	0	120
5	OSCI	-1134. 85	586. 95	0	120
6	XIO	-1134. 85	466. 95	0	120
7	GND	-1134. 85	346. 95	0	120
8	VDD	-1134. 85	226. 95	0	120
9	PA[0]	-1134. 85	106. 95	0	120
10	PA[1]	-1134. 85	-13. 05	0	120
11	PA[2]	-1134. 85	-133. 05	0	120
12	PA[3]	-1134. 85	-253. 05	0	120
13	PA[4]	-1134. 85	-373. 05	0	120
14	PA[5]	-1134. 85	-493. 05	0	120
15	PA[6]	-1134. 85	-613. 05	0	120
16	PA[7]	-1134. 85	-733. 05	0	120
17	CAP1+	-1134. 85	-853. 05	0	120
18	CAP1-	-1134. 85	-973. 05	0	120
19	VP	-1134. 85	-1093. 05	0	120
20	COMPAD[0]	-920.65	-1173	-214. 2	79. 95
21	COMPAD[1]	-800.65	-1173	-120	0
22	COMPAD[2]	-680.65	-1173	-120	0
23	COMPAD[3]	-560.65	-1173	-120	0
24	COMPAD[4]	-440.65	-1173	-120	0
25	COMPAD[5]	-320.65	-1173	-120	0
26	COMPAD[6]	-200.65	-1173	-120	0
27	COMPAD[7]	-80. 65	-1173	-120	0
28	COMPAD[8]	39. 35	-1173	-120	0
29	COMPAD[9]	159. 35	-1173	-120	0
30	COMPAD[10]	279. 35	-1173	-120	0
31	COMPAD[11]	399. 35	-1173	-120	0
32	COMPAD[12]	519. 35	-1173	-120	0
33	COMPAD[13]	639. 35	-1173	-120	0
34	COMPAD[14]	759. 35	-1173	-120	0

ST2032A


		Pad (Center	DAD 1	DITCH
PAD#	SIGNAL	Mic	rons	PAD I	riion
		Х	Y	X	Y
35	COMPAD[15]	879. 35	-1173	-120	0
36	SEGPAD[0]	999. 35	-1173	-120	0
37	SEGPAD[1]	1119. 35	-1153	-120	-20
38	SEGPAD[2]	1132.6	-1019	-13. 25	-134
39	SEGPAD[3]	1132.6	-899	0	-120
40	SEGPAD[4]	1132.6	-779	0	-120
41	SEGPAD[5]	1132.6	-659	0	-120
42	SEGPAD[6]	1132.6	-539	0	-120
43	SEGPAD[7]	1132.6	-419	0	-120
44	SEGPAD[8]	1132.6	-299	0	-120
45	SEGPAD[9]	1132.6	-179	0	-120
46	SEGPAD[10]	1132.6	-59	0	-120
47	SEGPAD[11]	1132.6	61	0	-120
48	SEGPAD[12]	1132.6	181	0	-120
49	SEGPAD[13]	1132.6	301	0	-120
50	SEGPAD[14]	1132.6	421	0	-120
51	SEGPAD[15]	1132.6	541	0	-120
52	SEGPAD[16]	1132.6	661	0	-120
53	SEGPAD[17]	1132.6	781	0	-120
54	SEGPAD[18]	1132.6	901	0	-120
55	SEGPAD[19]	1132.6	1021	0	-120
56	SEGPAD[20]	1132.6	1141	0	-120
57	SEGPAD[21]	1010. 25	1184. 9	122. 35	-43. 9
58	SEGPAD[22]	890. 25	1184. 9	120	0
59	SEGPAD[23]	770. 25	1184. 9	120	0
60	SEGPAD[24]	650. 25	1184. 9	120	0
61	SEGPAD[25]	530. 25	1184. 9	120	0
62	SEGPAD[26]	410. 25	1184. 9	120	0
63	SEGPAD[27]	290. 25	1184. 9	120	0
64	SEGPAD[28]	170. 25	1184. 9	120	0
65	SEGPAD[29]	50. 25	1184. 9	120	0
66	SEGPAD[30]	-69. 75	1184. 9	120	0
67	SEGPAD[31]	-189. 75	1184. 9	120	0
68	SEGPAD[32]	-309. 75	1184. 9	120	0
69	SEGPAD[33]	-429. 75	1184. 9	120	0
70	SEGPAD[34]	-549. 75	1184. 9	120	0
71	SEGPAD[35]	-669. 75	1184. 9	120	0
72	PSG0	-789. 75	1184. 9	120	0
73	PSG0B	-909. 75	1184. 9	120	0



۱	71	DVCC	_1090_75	1184. 9	190	l 0
	14	1770	-1029, 15	1104. 9	140	U

5/54

5. BLOCK DIAGRAM



6. PAD DESCRIPTION


Pin No.	Designation	I/O	Description
20~35	COM0~15	0	LCD common drive output pins, drives 0~15
36~55	SEG0~19	0	LCD segment drive output pins, drives 0~19
		I/O	- Port-A bit programmable I/O
9	PA0 / INTX	I	- Edge-trigger Interrupt.
9	PAU/ INTA	I	- Transition-trigger Interrupt
		I	- Programmable Timer1 clock source
10~16	PA1~7	I/O	- Port-A bit programmable I/O
10-10	FAIT	I	- Transition-trigger Interrupt
64~71	SEG28/PB0~	I/O	- Port-B bit programmable I/O
04-71	SEG35/PB7	0	- LCD segment drives 28~35
56~63	SEG20/PC0~	I/O	- Port-C bit programmable I/O
30-03	SEG27/PC7	0	- LCD segment drives 20~27
72,73	PSGO,PSGOB	0	PSG/ PWM DAC Outputs
2,3	OSCXO, OSCXI	I/O	Low frequency crystal oscillator I/O pins. Connect to external 32768 Hz crystal.
4	RESET	1	Reset signal input (low active)
		ı	- RC oscillator input pin. Connected to external resistor
5	OSCI	I	- High frequency crystal/resonator oscillator input pin. Connect to external crystal/resonator.
			- NC
6	XIO	0	- High frequency crystal/resonator oscillator output pin. Connect to external crystal/resonator.
7	GND	Р	Ground pin
8	VDD, AVDD	Р	Power supply pin, Analogy Power supply pin
17	CAP1+	I/O	Connect to booster capacitor positive(+) terminal
18	CAP1-	I/O	Connect to booster capacitor negative(-) terminal
19	VP	0	Voltage output of booster circuit
1	TEST	I	Chip test function. Leave it open.
74	PVCC	I	PSG power input

Note: I = input, O = output, I/O = input/output, P = power.

7/54

7. CPU

Register Model



Accumulator (A)

The Accumulator is a general-purpose 8-bit register that stores the results of most arithmetic and logic operations. In addition, the accumulator usually contains one of the two data which used in these operations.

Index Registers (X,Y)

There are two 8-bit Index Registers (X and Y), which may be used to count program steps or to provide and index value to be used in generating an effective address. When executing an instruction, which specifies indexed addressing, the CPU fetches the OP code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre or post-indexing of indirect addresses is possible.

Stack Pointer (S)

The Stack Pointer is an 8-bit register, which is used to control the addressing of the variable-length stack. It's range from 100H to 1FFH total for 256 bytes (128 level deep). The stack pointer is automatically increment and decrement under control of the microprocessor to perform stack manipulations under

Accumulator A

Index Register Y

Index Register X

Program Counter PC

Stack Pointer S

direction of either the program or interrupts (IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer is initialized by the user's software.

Program Counter (PC)

The 16-bit Program Counter register provides the address, which step the microprocessor through sequential program instructions. Each time the microprocessor fetches and instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is increment each time an instruction or data is fetched from program memory.

Status Register (P)

The 8-bit Processor Status Register contains seven status flags. Some of these flags are controlled by program; others may be controlled both by the program and the CPU. The instruction set contains a member of conditional branch instructions that are designed to allow testing of these flags. Refer to TABLE 7-1

TABLE 7-1 Status Register (P)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
N	V	1	В	D		Z	С	
Bit 7	7: N: Signed flag	by arithmetic		Bit 3:	D : Decimal mo	ode flag		
1 =	Negative			1 = D	ecimal mode			
0 =	Positive			0 = B	Binary mode			
Bit 6	6: V: Overflow o	f signed Arithmetic	flag	Bit 2:	I : Interrupt dis	able flag		
1 =	Negative			1 = Interrupt disable				
0 =	Positive			0 = Interrupt enable				
				Bit 1: Z: Zero flag				
				1 = Zero				
				0 = Non zero				
Bit 4	4: B: BRK interr	upt flag		Bit 0:	C: Carry flag			
1 =	BRK interrupt occu	ır		1 = Carry				
0 =	Non BRK interrupt	occur		0 = N	lon carry			

8/54

8. MEMORY CONFIGURATION

8.1 Memory map

ST2032A builds in 32K bytes ROM and 1K bytes RAM. The internal ROM can be used as data memory or program memory. PRR is the Program ROM Bank Register. The logical program ROM address is from \$4000 to \$7FFF(16K bytes) is for logical program ROM address.




FIGURE 8-1 Memory Mapping of ST2032A

8.2 ROM

8.2.1 Bank Description

Setting corresponding value to register PRR (program memory) when user wants uses different memory bank.

FIGURE 8-2 ROM Bank Selection Registers (\$31~\$32)

Address	Register	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PRR	\$31	RW	-	-	-	-	-	-	-	PRR0

8.3 **RAM**

Internal static RAM is for control registers, data RAM, stack RAM and the LCD frame buffer.

8.3.1 Control Registers

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def	ault
\$000	PA	R/W	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111	1111
\$001	PB	R/W	PB[7]	PB[6]	PB[5]	PB[4]	PB[3]	PB[2]	PB[1]	PB[0]	1111	1111
\$002	PC	R/W	PC[7]	PC[6]	PC[5]	PC[4]	PC[3]	PC[2]	PC[1]	PC[0]	1111	1111
\$008	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000	0000
\$009	PCB	R/W	PCB[7]	PCB[6]	PCB[5]	PCB[4]	PCB[3]	PCB[2]	PCB[1]	PCB[0]	0000	0000
\$00A	PCC	R/W	PCC[7]	PCC[6]	PCC[5]	PCC[4]	PCC[3]	PCC[2]	PCC[1]	PCC[0]	0000	0000
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	-	-	100 -	
\$010	PSG0L	R/W	PSG0[7]	PSG0[6]	PSG0[5]	PSG0[4]	PSG0[3]	PSG0[2]	PSG0[1]	PSG0[0]	0000	0000
\$011	PSG0H	R/W	-	-	•	•	PSG0[11]	PSG0[10]	PSG0[9]	PSG0[8]		0000
\$012	PSG1L	R/W	PSG1[7]	PSG1[6]	PSG1[5]	PSG1[4]	PSG1[3]	PSG1[2]	PSG1[1]	PSG1[0]	0000	0000
\$013	PSG1H	R/W	-	-	-	-	PSG1[11]	PSG1[10]	PSG1[9]	PSG1[8]		0000
\$014	DAC	R/W	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]	0000	0000
\$016	PSGC	W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	C0EN	DACE=0	-000	0000
		W	-	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	-000	0000
\$017	VOL	R/W	VOL1[3]	VOL1[2]	VOL1[1]	VOL1[0]	VOL0[3]	VOL0[2]	VOL0[1]	VOL0[0]	0000	0000
\$021	BTM	R/W	-	-	-	-	BTM[3]	BTM[2]	BTM[1]	BTM[0]		0000
\$023	PRS	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000	0000
,		W	SRES	SENA	SENT	-	-	-	-	-	000 -	
\$024	TOM	R/W	-	-	T0M[5]	T0M[4]	-	T0M[2]	T0M[1]	T0M[0]	00	-000
\$025	T0C	R/W	T0C[7]	T0C[6]	T0C[5]	T0C[4]	T0C[3]	T0C[2]	T0C[1]	T0C[0]	0000	0000
\$026	T1M	R/W	-	-	-	T1M[4]	T1M[3]	T1M[2]	T1M[1]	T1M[0]	0	0000
\$027	T1C	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000	0000
\$030	SYS	R/W	XSEL	OSTP	XSTP	TEST	WSKP	WAIT	-	LVDET	0000	00 -0
\$031	PRR	R/W	-	-	-	-	-	-	-	PRR[0]		0
\$039	LSEL	R/W	-	-	-	LSEL[4]	LSEL[3]	LSEL[2]	LSEL[1]	LSEL[0]	1	1111
\$03A	LCTL	R/W	LPWR	BLANK	REV	SCAN	CTR[3]	CTR[2]	CTR[1]	CTR[0]	1000	0000
\$03B	LCK	R/W	DRV[3]	DRV[2]	DRV[1]	DRV[0]	-	LCK[2]	LCK[1]	LCK[0]	1111	-000
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	IRT0	IRDAC	IRX	00	0000
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	IET0	IEDAC	IEX	00	0000

Note: 1. Undefined bytes and bits should not be used.

8.3.2 Data RAM (\$0080~\$04FF)

Data RAM are organized in 1K bytes from \$0080~\$04FF.

8.3.3 Stack RAM (\$0100~\$01FF)

Stack RAM is organized in 256 bytes. It provides for a maximum of 128-level subroutine stacks and can be used as data memory.

8.3.4 LCD Frame Buffer (\$1000~\$10A3)

LCD frame buffer is accessible by both read/write instructions and LCD controller. Note that this area can also be used as data memory. Each pixel of LCD panel is directly mapped into this area. Refer to section 15.4 for the detail mapping.

10/54

Ver 2.4

^{2.} Do not use bit modification instructions for write-only registers, such as RMBx, SMBx.

9. INTERRUPTS

9.1 Interrupt description

Brk

Instruction 'BRK' will cause software interrupt when interrupt disable flag (I) is cleared. Hardware will <u>push 'PC', 'P' Register to stack and set interrupt disable flag (I)</u>. Program counter then will be loaded with the BRK vector from locations \$7FFE and \$7FFF.

Reset

A positive transition of RESET pin will then cause an initialization sequence to begin. After the system has been operating, a low on this line at least of two clock cycles will cease ST2032A activity. When a positive edge is detected, there is an initialization sequence lasting six clock cycles. Then the interrupt mask flag is set, the decimal mode is cleared and the program counter will loaded with the restart vector from locations \$7FFC (low byte) and \$7FFD (high byte). This is the start location for program control. This input should be high in normal operation.

INTX Interrupt

The IRX (INTX interrupt request) flag will be set while INTX edge signal occurs. The INTX interrupt will be active once IEX (INTX interrupt enable) is set, and interrupt mask flag is cleared. Hardware will <u>push 'PC', 'P' Register to stack and set interrupt mask flag (I)</u>. Program counter will be loaded with the INTX vector from locations <u>\$7FF8 and \$7FF9</u>.

DAC Interrupt

The IRDAC (DAC interrupt request) flag will be set while reload signal of DAC occurs. Then the DAC interrupt will be executed when IEDAC (DAC interrupt enable) is set, and interrupt mask flag is cleared. Hardware will push 'PC', 'P' Register to stack and set interrupt mask flag (I). Program counter will be loaded with the DAC vector from locations \$7FF6 and \$7FF7.

T0 Interrupt

The IRT0 (TIMER0 interrupt request) flag will be set while T0 overflows. With IET0 (TIMER0 interrupt enable) being set, the T0 interrupt will execute, and interrupt mask flag will be cleared. Hardware will <a href="mailto:push 'PC', 'P' 'Register to stack and set interrupt mask flag (I). Program counter will be loaded with the T0 vector from locations \$7FF4 and \$7FF5.

T1 Interrupt

The IRT1 (TIMER1 interrupt request) flag will be set while T1 overflows. With IET1 (TIMER1 interrupt enable) being set, the T1 interrupt will execute, and interrupt mask flag will be cleared. Hardware will <u>push 'PC', 'P' Register to stack and set interrupt mask flag (I)</u>. Program counter will be loaded with the T1 vector from locations \$7FF2 and \$7FF3.

PT Interrupt

The IRPT (Port-A interrupt request) flag will be set while Port-A transition signal occurs. With IEPT (PT interrupt enable) being set, the PT interrupt will be execute, and interrupt mask flag will be cleared. Hardware will <u>push 'PC', 'P' Register to stack and set interrupt mask flag (I)</u>. Program counter will be loaded with the PT vector from locations \$7FF0 and \$7FF1.

BT Interrupt

The IRBT (Base timer interrupt request) flag will be set when Base Timer overflows. The BT interrupt will be executed once the IEBT (BT interrupt enable) is set and the interrupt mask flag is cleared. Hardware will <u>push 'PC'</u>, 'P' Register to stack and <u>set interrupt mask flag (I)</u>. Program counter will be loaded with the BT vector from locations \$7FEE and \$7FEF.

All interrupt vectors are listed in TABLE 9-1.

TARI F	: 9-1	Interrupt	Vectors

Name	Signal	Vector address	Priority	Comment
BRK	Internal	\$7FFF,\$7FFE	8	Software BRK operation vector
RESET	External	\$7FFD,\$7FFC	1	Reset vector
-	-	\$7FFB,\$7FFA	-	Reserved
INTX	External	\$7FF9,\$7FF8	2	PA0 edge interrupt
DAC	Internal	\$7FF7,\$7FF6	3	Reload DAC data interrupt
T0	INT/EXT	\$7FF5,\$7FF4	4	Timer0 interrupt
T1	INT/EXT	\$7FF3,\$7FF2	5	Timer1 interrupt
PT	External	\$7FF1,\$7FF0	6	Port-A transition interrupt
ВТ	Internal	\$7FEF,\$7FEE	7	Base Timer interrupt



9.2 Interrupt Request Flag

Interrupt request flag can be cleared by two methods. One is to write "0" to IREQ, the other is to initiate the interrupt service

routine when interrupt occurs. Hardware will automatically clear the Interrupt flag.

TABLE 9-2 Interrupt Request Register (IREQ)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Defa	ault
\$03C	IREQ	R/W	•	-	IRBT	IRPT	IRT1	IRT0	IRDAC	IRX	00	0000
Bit 5:	IRBT: B	ase Timer	Interrupt I	Request b	it	Bit 2:	IRT0: Tin	ner0 Interr	upt Reque	est bit		
		ne base in					1 = Time	er0 overflo	w interrup	t occurs		
	0 = Tin	ne base in	terrupt doe	esn't occui	ſ		0 = Time	er0 overflo	w interrup	t doesn't d	occur	
			•						·			
Bit 4:	IRPT: P	ort-A Inter	rupt Requ	est bit		Bit 1: IRDAC: DAC reload Interrupt Request bit						
	1 = Po	rt-A transit	ion interru	pt occurs		1 = DAC time out interrupt occurs						
	0 = Po	rt-A transit	ion interru	pt doesn't	occur	0 = DAC time out interrupt doesn't occur						
				•					•			
Bit 3:	IRT1: Ti	mer1 Inter	rupt Regu	est bit		Bit 0:	IRX: INT	X Interrup	t Request	bit		
		ner1 overfl							errupt occi			
	0 = Tin	ner1 overfl	ow interru	pt doesn't	occur		0 = INT	X edae inte	errupt doe	sn't occur		

TABLE 9-3 Interrupt Enable Register (IENA)

				., ., .,	0 0 1111011	apt =::ab	ic region	· (·=·· <i>·</i>				
Address	Name R/W Bit 7 Bit 6 Bit 5					Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Defa	ault
\$03E	IENA	*R/W	-	-	IEBT	IEPT	IET1	IET0	IEDAC	IEX	00	0000
Bit 5:	IEBT: B	ase Timer	Interrupt I	Enable bit		Bit 2:	IET0: Tin	ner0 Interr	upt Enable	e bit		
	1 = 7	Time base	interrupt e	enable			1 = Ti	mer0 over	flow interr	upt enable	Э	
	0 = 7	Time base	interrupt of	disable		0 = Timer0 overflow interrupt disable						
Bit 4:	IEPT: P	ort-A Inter	rupt Enabl	e bit		Bit 1: IEDAC: DAC reload Interrupt Enable bit						
	1 = F	Port-A tran	sition inte	rupt enabl	le	1 = DAC time out interrupt enable						
	0 = F	Port-A tran	sition inte	rupt disab	le		0 = D	AC time o	ut interrup	t disable		
Bit 3:	IET1: Ti	mer1 Inter	rrupt Enab	le bit		Bit 0: IEX: INTX Interrupt Enable bit						
	1 = Timer1 overflow interrupt enable							1 = INTX edge interrupt enable				
	0 = 7	Timer1 ove	erflow inter	rupt disab	le		0 = IN	ITX edge i	interrupt di	sable		

12/54

10. I/O PORTS

10.1 Description

ST2032A can supply total 24 GPIOs divided into three I/O ports, Port-A, Port-B, and Port-C. Besides I/O function, Port-B/C can also be used as LCD segment drives. For detail pin assignment, please refer to TABLE 10-1

NOTE: all of unused input pins should be pulled up to minimize standby current

TABLE 10-1 I/O Description

		F	.E 10-1 1/O L	
PORT NAME	PAD NAME	PAD NUMBER	PIN TYPE	FEATURE
	PA0/INTX	9	I/O	
	PA1	10	I/O	
	PA2	11	I/O	
Port-A	PA3	12	I/O	Programmable input/output pin
I oit-A	PA4	13	I/O	i Togrammable input/output piin
	PA5	14	I/O	
	PA6	15	I/O	
	PA7	16	I/O	
	SEG28/PB0	64	I/O	
	SEG29/PB1	65	I/O	
	SEG30/PB2	66	I/O	
Port-B	SEG31/PB3	67	I/O	Programmable input/output pin
FOILED	SEG32/PB4	68	I/O	
	SEG33/PB5	69	I/O	
	SEG34/PB6	70	I/O	
	SEG35/PB7	71	I/O	
	SEG20/PC0	56	I/O	
	SEG21/PC1	57	I/O	
	SEG22/PC2	58	I/O	
Port-C	SEG23/PC3	59	I/O	Programmable input/output pin
Foil-C	SEG24/PC4	60	I/O	Programmable input/output pin
	SEG25/PC5	61	I/O	
SEG26/PC6 62 I/O				
	SEG27/PC7	63	I/O	



10.2 Port-A

10.2.1 Port-A Description

Port-A is a bit-programmable bi-direction I/O port, which is controlled by PCA register. It also provides bit programmable pull-up resistor for each input pin. Two interrupts can be

triggered by Port-A, de-bounced interrupt for keyboard-scan and edge sensitive interrupt (PA0 only) for external event.

TABLE 10-2 Summary Of Port-A Registers

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Defa	ault
\$000	PA	R/W	PA[7]	PA[6]	PA[5]	PA[4]	PA[3]	PA[2]	PA[1]	PA[0]	1111	1111
\$008	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000	0000
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	-	-	100 -	
\$03C	IREQ	R/W	-	-	IRBT	IRPT	IRT1	IRT0	IRDAC	IRX	00	0000
\$03E	IENA	R/W	-	-	IEBT	IEPT	IET1	IET0	IEDAC	IEX	00	0000

10.2.2 Port-A I/O Control

Direction of Port-A is controlled by PCA. Each bit of PCA controls the direction of one single I/O of Port-A respectively,

with "1" for output mode, and "0" for input mode.

TABLE 10-3 Port-A Control Register (PCA)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Defa	ault
\$008	PCA	R/W	PCA[7]	PCA[6]	PCA[5]	PCA[4]	PCA[3]	PCA[2]	PCA[1]	PCA[0]	0000	0000

Bit 7~0: PCA[7~0]: Port-A directional bits

1 = Output mode

0 = Input mode

10.2.3 Port-A Pull-Up Option

Port-A contains PMOS transistors of pull-up resistor controlled by software in bit-manner. In case of input direction, on/off of the pull-up PMOS transistor is controlled by the data wrote to data register, PA. "1" is for enable and "0" is for disable. Above all, whole pull-up control is by PULL bit of PMCR. Refer to FIGURE 10-1 for the block description.




FIGURE 10-1 Port-A Block Diagram

TABLE 10-4 Port Function Control Register (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	-	-	10000

Bit 7: PULL: Enable all pull-up function bit

1 = Enable pull-up function

0 = Disable pull-up function

Bit 6: PDBN: Enable Port-A interrupt de-bounce bit

1 = De-bounce for Port-A interrupt

0 = No de-bounce for Port-A interrupt

Bit 5: INTEG: INTX interrupt edge select bit

1 = Rising edge

0 = Falling edge

Ver 2.4



10.2.4 Port-A Interrupt

Port-A is suitable for the return line inputs of keyboard-scan because of the port transition interrupt function. Difference between current value and the data kept previously of Port-A will generate an interrupt request. The last state of Port-A must be latched before transition, and this can be done by one read

<u>instruction to Port-A</u>. If both INTX and PT interrupts are enabled, signal edge of PA0 may trigger PT interrupt as well as INTX. Steps and program example are shown below. Also refer to FIGURE 10-2 for the block diagram.

Operate Port-A interrupt steps:

- 1. Set input mode.
- 2. Read Port-A.
- 3. Clear interrupt request flag (IRPT).
- 4. Set interrupt enable flag (IEPT).
- 5. Clear CPU interrupt disable flag (I).
- 6. Read Port-A before 'RTI' instruction in ISR.

Example:

STZ <PCA ; Set input mode. LDA #\$FF ; PA be PULL-UP. STA <PA ; Keep last state. LDA <PA RMB4 <IREQ ; Clear IRQ flag. SMB4 ; Enable INT. <IENA CLI

Interrupt subroutine

LDA <PA ; Keep last state.




FIGURE 10-2 Port Interrupt Logic Diagram

15/54



10.2.5 Port-A Interrupt De-bounce

ST2032A has hardware de-bounce block for Port-A interrupt. It is enabled with "1" and disable with "0" of PDBN(PMCR[6]). The de-bounce function is activated by Port-A transition. It uses

OSCX as the sampling clock. The de-bounce time is <u>OSCX x</u> <u>512 cycles (about 16 ms).</u> Data filtered by de-bounce presents a stable state, then the interrupt can be issued.

TABLE 10-5 Port Function Control Register (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	-	-	100

Bit 6: PDBN: Enable Port-A interrupt de-bounce bit

1 = De-bounce for Port-A interrupt0 = No de-bounce for Port-A interrupt

10.2.6 PA0/INTX

PA0 plays another function of external edge-sensitive interrupt source. Falling or rising edge is controlled by INTEG(PMCR[5]). Please refer to FIGURE 10-3. If both INTX and PT interrupts

are enabled, signal edge of PA0 may trigger PT interrupt as well as INTX. Steps and program example are shown below.

Steps for INTX interrupt operation:

1. Set PA0 to input mode. (PCA[0])

2. Select edge level. (INTEG)

Clear INTX interrupt request flag. (IRX)

4. Set INTX interrupt enable bits. (IEX)

5. Clear CPU interrupt mask flag (I).

Example:

.

RMB0 <PCA

; Set input mode.

SMB5 < PMCR

; Rising edge.

RMB0 <IREQ SMB0 <IENA ; Clear IRQ flag. ; Enable INTX interrupt.

CLI .

PMCR[5] Falling Edge Interrupt

FIGURE 10-3 INTX Logic Diagram

10.3 Port-B and Port-C

10.3.1 General Description

Port-B and Port-C are bit-programmable bi-direction I/O ports, controlled by PCB and PCC registers. There is also bit programmable pull-up resistor for each input pin. All of the 16

I/Os can change into LCD segment drives. Control register LSEL specifies which of these I/Os are LCD drives.

TABLE 10-6 Summary of Port-B AND Port-C Registers

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Defa	ult
\$001	PB	R/W	PB[7]	PB[6]	PB[5]	PB[4]	PB[3]	PB[2]	PB[1]	PB[0]	1111	1111
\$002	PC	R/W	PC[7]	PC[6]	PC[5]	PC[4]	PC[3]	PC[2]	PC[1]	PC[0]	1111	1111
\$009	PCB	R/W	PCB[7]	PCB[6]	PCB[5]	PCB[4]	PCB[3]	PCB[2]	PCB[1]	PCB[0]	0000	0000
\$00A	PCC	R/W	PCC[7]	PCC[6]	PCC[5]	PCC[4]	PCC[3]	PCC[2]	PCC[1]	PCC[0]	0000	0000
\$00F	PMCR	R/W	PULL	PDBN	INTEG	-	-	-	-	-	100 -	
\$039	LSEL	R/W	-	-	-	LSEL[4]	LSEL[3]	LSEL[2]	LSEL[1]	LSEL[0]	1	1111

10.3.2 Input/Output Control

PCB/PCC controls the I/O direction of Port-B/C. Each bit of PCB[7~0]/PCC[7~0] controls the direction of one single bit of

Port-B/C respectively, with "1" for output mode, and "0" for input mode

TABLE 10-7 PORT-B Control Register (PCB)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Defa	ult
\$009	PCB	R/W	PCB[7]	PCB[6]	PCB[5]	PCB[4]	PCB[3]	PCB[2]	PCB[1]	PCB[0]	0000	0000

Bit 7~0: PCB[7~0]: Port-B directional bits

1 = Output mode 0 = Input mode

TABLE 10-8 PORT-C Control Register (PCC)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Defa	ult
\$00A	PCC	R/W	PCC[7]	PCC[6]	PCC[5]	PCC[4]	PCC[3]	PCC[2]	PCC[1]	PCC[0]	0000	0000

Bit 7~0: PCC[7~0]: Port-C directional bits

1 = Output mode 0 = Input mode

10.3.3 PORT-B and PORT-C PULL-UP OPTION

Port-B/C contains PMOS transistors of pull-up resistor controlled by software in bit-manner. In case of input direction, on/off of the pull-up PMOS transistor is controlled by the data wrote to data register, PB/PC. "1" is for enable and "0" is for disable. Above all, whole pull-up control is by PULL bit of PMCR. Refer to FIGURE 10-4 for the block description.




FIGURE 10-4 Port-B and Port-C Block Diagram

TABLE 10-9 Port Control Register (PMCR)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$00F	PMCR	R/W	PULL	PDBN	INTEG	ı	-	-	-	-	100

17/54

Bit 7: PULL: Enable all pull-up functions bit

1 = Enable pull-up function 0 = Disable pull-up function

Ver 2.4

9/13/07

11. OSCILLATOR

ST2032A has dual clock sources, OSC (RC) and OSCX (32768Hz crystal). The system clock (SYSCK) can be switched between OSC and OSCX, and is controlled by XSEL (SYS[7]). When system clock is switched, the warm-up cycles occur at the same time. Clock source being used is shown at

XSEL (read). Read and test XSEL to confirm SYSCK is already switched over. Other blocks, such as LCD controller, Timer1, Base Timer and PSG, can utilize these two clock sources as well.

TABLE 11-1 System Control Register (SYS)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	De	fault
\$030	SYS	R/W	XSEL	OSTP	XSTP	TEST	WSKP	WAIT	-	LVDET	0000	00-0
Bit 7:	XSEL:	SYS [XSE	EL] must k	oe 0.								
Bit 6:	1 = Dis	OSC stop able OSC able OSC		t								
Bit 5:	XSTP:	OSCX sto	p control b	oit								

1 = Disable OSCX

0 = Enable OSCX

Bit 4: TEST: Test bit, must be "0"

Note:

- 1. XSEL (SYS[7]) shows which clock source is used for SYSCK when it is read.
- 2. System warm-up of 16 or 256 oscillation cycles occurs when system clock (SYSCK) is changed or power on reset.




FIGURE 11-1 System Clock Diagram

18/54

Ver 2.4

12. TIMER/EVENT COUNTER

12.1 Prescaler

12.1.1 Function Description

The ST2032A has three timers, Base timer, Timer 0 and Timer 1, and two prescalers PRES and PREW. There are two clock

sources, SYSCK and INTX, for PRES and one clock source, OSCX, for PREW. Refer to FIGURE 12-1

TABLE 12-1 Summary of Timer Registers

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def	ault
\$021	BTM	W	-	-	-	-	BTM[3]	BTM[2]	BTM[1]	BTM[0]		0000
\$023	PRS	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000	0000
ΨU23	FNS	W	SRES	SENA	SENT	-	1	•	•	-	000-	
\$024	TOM	R/W	-	1	T0M[5]	T0M[4]	1	T0M[2]	T0M[1]	T0M[0]	00	-000
\$025	T0C	R/W	T0C[7]	T0C[6]	T0C[5]	T0C[4]	T0C[3]	T0C[2]	T0C[1]	T0C[0]	0000	0000
\$026	T1M	R/W	-	-	-	T1M[4]	T1M[3]	T1M[2]	T1M[1]	T1M[0]	0	0000
\$027	T1C	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000	0000
\$030	SYS	R/W	XSEL	OSTP	XSTP	TEST	WSKP	WAIT	-	-	0000	00
\$03C	IREQ	R/W	-	1	IRBT	IRPT	IRT1	IRT0	IRDAC	IRX	00	0000
\$03E	IENA	R/W	-	1	IEBT	IEPT	IET1	IET0	IEDAC	IEX	00	0000




FIGURE 12-1 Structure Of Two Prescalers



12.1.2 PRES

The prescaler PRES is an 16-bits counter as shown in FIGURE 12-1. Which provides four clock sources for base timer and timer1, and it is controlled by register PRS. The instruction read toward PRS will bring out the content of PRES and the

Instruction write toward PRS will reset, enable or select clock sources for PRES.

When user set external interrupt as the input of PRES for event counter, combining PRES and Timer1 will get a 16bit-event counter.

TABLE 12-2 Prescaler Control Register (PRS)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$023	PRS	R	PRS[7]	PRS[6]	PRS[5]	PRS[4]	PRS[3]	PRS[2]	PRS[1]	PRS[0]	0000 0000
Ψ023	FNS	W	SRES	SENA	SENT	-	1	-	-	-	000

READ

Bit 7~0: PRS[7~0]: The low byte value of PRES counter

WRITE

Bit 7: SRES: Prescaler Reset bit

Write "1" to reset the prescaler (PRS[7~0])

Bit 6: **SENA**: Prescaler enable bit

0 = Disable prescaler counting

1 = Enable prescaler counting

Bit 5: SENT: Clock source(TCLK) selection for prescaller PRES

0 = Clock source from system clock "SYSCK"

1 = Clock source from external events "INTX"

12.1.3 PREW

The prescaler PREW is an 8-bits counter as shown in FIGURE 12-1. PREW provides four clocks source for base timer and

timer1. It stops counting only if OSCX stops or hardware reset occurs.

12.2 Base timer

12.2.1 Function Description

Base timer is an 8-bit up counting timer. When it overflows from \$FF to \$00, a timer interrupt request IRBT will be generated.

Please refer to FIGURE 12-2




FIGURE 12-2 Structure Of Base Timer

12.2.2 Base Timer Clock Source Control

Several clock sources can be selected for Base Timer. Please refer to TABLE 12-3 $\,$

TABLE 12-3 Clock Sources Of Base Timer

* SENA	BTM[3]	BTM[2]	BTM[1]	BTM[0]	Base Timer source clock
0	0	Х	X	X	STOP
1	0	0	0	0	TCLK / 65536
1	0	0	0	1	TCLK / 32768
1	0	0	1	0	TCLK / 8192
1	0	0	1	1	TCLK / 2048
1	0	1	0	0	TCLK / 256
1	0	1	0	1	TCLK / 32
1	0	1	1	0	TCLK / 8
1	0	1	1	1	TCLK / 2
X	1	0	0	0	OSCX / 256
X	1	0	0	1	OSCX / 64
X	1	0	1	0	OSCX / 16
Х	1	0	1	1	OSCX / 4

Note: TCLK will stop when an '0' is written to SENA (PRS[6]).

12.3 Timer 0

12.3.1 Function Description

The Timer0 is an 8-bit up counter. It can be used as a timer or an event counter. T0C(\$25) is a real time read/write counter. When an overflow from \$FF to \$00, a timer interrupt request IRT0 will

be generated. Timer0 will stop counting when system clock stops. Please refer to FIGURE 12-3.




FIGURE 12-3 Timer0 Structure

12.3.2 Timer0 Clock Source Control

Several clock sources can be chosen from for Timer0. <u>It's very important that Timer0 can keep counting as long as SYSCK</u>

stays active. Refer to TABLE 12-4.

TABLE 12-4 Clock Sources Of Timer0

T0M[2]	T0M[1]	T0M[0]	T0 Ti mer Clock Source
0	0	0	TCLK/65536
0	0	1	TCLK/32768
0	1	0	TCLK/8192
0	1	1	TCLK/2048
1	0	0	TCLK/256
1	0	1	TCLK/32
1	1	0	TCLK/8
1	1	1	TCLK/2

T0M[4]: Control automatic reload operation

0 : No auto reload

1 : Auto reload

T0M[5]: Control Timer 0 enable/disable

0 : Disable counting

1: Enable counting

SENA : Prescaler enable bit

0 : TCLK stop 1 : TCLK counting

TABLE 12-5 Timer0 Register (T0C)

					<u> </u>		iogiotoi (i				
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$025	T0C	R/W	T0C[7]	T0C[6]	T0C[5]	T0C[4]	T0C[3]	T0C[2]	T0C[1]	T0C[0]	0000 0000

Bit 7-0: TOC[7-0]: Timer0 up counter register

ST2032A

12.4 Timer 1

The Timer1 is an 8-bit up counter. It used as timer/counter as program specified. The difference between base timer is that Timer1 will halt during CPU SBY, but base timer will not. It is shown in FIGURE 12-4.




FIGURE 12-4 Timer1 Structure

TABLE 12-6 Timer1 Register (T1C)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$027	T1C	R/W	T1C[7]	T1C[6]	T1C[5]	T1C[4]	T1C[3]	T1C[2]	T1C[1]	T1C[0]	0000 0000

Bit 7-0: T1C[7-0]: Timer1 up counter register

TABLE 12-7 Clock Sources Of Timer1

T1M[3]	T1M[2]	T1M[1]	T1M[0]	T1 Timer Clock Source
0	0	0	0	TCLK/65536
0	0	0	1	TCLK/32768
0	0	1	0	TCLK/8192
0	0	1	1	TCLK/2048
0	1	0	0	TCLK/256
0	1	0	1	TCLK/32
0	1	1	0	TCLK/8
0	1	1	1	TCLK/2
1	0	0	0	OSCX/256
1	0	0	1	OSCX/128
1	0	1	0	OSCX/64
1	0	1	1	OSCX/32

23/54

T1M[4]: Control automatic reload operation

0: No auto reload

1: auto reload

SENA: Prescaler enable bit

0: TCLK stop


1: TCLK counting

13. **PSG**

13.1 Function description

The built-in dual channel Programmable Sound Generator (PSG) is controlled by registers. Its flexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms and tone signaling. In order to generate sound effects while allowing the processor to perform other tasks, the PSG can continue to produce sound after the initial commands have been given by the CPU. The structure of PSG was shown in FIGURE 13-2 and the PSG clock source is shown in

FIGURE 13-1. ST2032A has three playing modes. First is that both channel0 (CH0) and channel1 (CH1) output square type tones. Second is CH0 outputs square tone, and CH1 outputs noise. Third mode is PWM DAC mode. Sounds of two channels are mixed into one signal and are outputted in the form of digital waveform from two pins, PSGO/PSGOB. Therefore one AC waveform can be performed.



	PSGC	:	PSGCK
В6	B5	B4	FSGCK
0	0	0	SYSCK
Х	0	1	SYSCK/2
Х	1	0	SYSCK/4
0	1	1	SYSCK/8
1	0	0	SYSCK x 2

FIGURE 13-1 PSG Clock Source Control




FIGURE 13-2 PSG Block Diagram

PS: In order to make sure the PSG function is working normally on the EV or Real Chip Board, Please connect PSG's power **PVCC** to VCC



TABLE 13-1 Summary O	f PSG Registers
----------------------	-----------------

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$010	PSG0L	W	PSG0[7]	PSG0[6]	PSG0[5]	PSG0[4]	PSG0[3]	PSG0[2]	PSG0[1]	PSG0[0]	0000 0000
\$011	PSG0H	W	-	1	•	-	PSG0[11]	PSG0[10]	PSG0[9]	PSG0[8]	0000
\$012	PSG1L	W	PSG1[7]	PSG1[6]	PSG1[5]	PSG1[4]	PSG1[3]	PSG1[2]	PSG1[1]	PSG1[0]	0000 0000
\$013	PSG1H	W	-	-	1	-	PSG1[11]	PSG1[10]	PSG1[9]	PSG1[8]	0000
\$016	PSCC	W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	C0EN	DACE=0	- 000 0000
\$010	PSGC	W	-	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	- 000 0000
\$017	VOL	W	VOL1[3]	VOL1[2]	VOL1[1]	VOL1[0]	VOL0[3]	VOL0[2]	VOL0[1]	VOL0[0]	0000 0000

TABLE 13-2 PSG Volume Control Register (VOL)


Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$017	VOL	W	VOL1[3]	VOL1[2]	VOL1[1]	VOL1[0]	VOL0[3]	VOL0[2]	VOL0[1]	VOL0[0]	0000 0000
Bit 3~0:	0000 0001 0100	[3~0] : PS = No sour = 1/16 vol = 4/16 vol = 8/16 vol	ume ume			it sst >= 320	K Hz)				
	1111 =	= Maximuı	m volume	(F	SGCK mu	ust >= 20K	(Hz)				
Bit 7~4:		[3~0] : PS = No sour	G channe	l 1 volume	control b	it					
		= 1/16 vol		(I	PSGCK m	ust >= 320	OK Hz)				
	0100	= 4/16 vol	ume								
	1000	= 8/16 vol	ume								
	1111 =	= Maximuı	m volume	(PSGC	CK must >	= 20K Hz)					
Not	Note: If single channel is enable, then PSG volume control can be double. (16 + 16 = 32 level volume control)										

13.2 Tone Generator

13.2.1 General Description

The tone frequency is decided by PSGCK and 12-bit programmable divider (PSG[11~0]). Please refer to

FIGURE 13-3 and FIGURE 13-4.



Frequency of Channel 0 Tone = PSGCK/(1000H-PCH0[11~0])/2

FIGURE 13-3 Tone Generator Channel 0

Frequency of Channel 1 Tone = PSGCK/(1000H-PCH1[11~0])/2

FIGURE 13-4 Tone Generator Channel 1

13.2.2 PSG Tone Programming

Tone or DAC function is defined by register DACE. Write to C1EN will enable tone generator when PSG is in tone

function. Noise or tone function is selected by PRBS.

TABLE 13-3 PSG Control Register (PSGC)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$016	PSGC	W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	C0EN	DACE=0	- 000 0000
\$010	F3GC	W	-	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	- 000 0000
Bit 0:	1 = F	PSG is use	ise) or DA ed as the I ed as the I	DAC gene	rator						

26/54

Bit 1: **C0EN**: PSG channel 0 (Tone) enable bit

1 = PSG0 (Tone) enable 0 = PSG0 (Tone) disable

Bit 2: C1EN: PSG channel 1 (Tone or Noise) enable bit

1 = PSG1 (Tone or Noise) enable 0 = PSG1 (Tone or Noise) disable

Bit 3: PRBS : Tone or Noise generator selection bit

1 = Noise generator 0 = Tone generator

Bit 6~4: PCK[2~0]: clock source selection for PSG and DAC

000 = SYSCK X01 = SYSCK / 2 X10 = SYSCK / 4 011 = SYSCK / 8 100 = SYSCK x 2


ST2032A

13.3 Noise Generator Control

13.3.1 General description

Noise generator is shown in FIGURE 13-5, which base

frequency is controlled by PSG1[5~0].



NCK Frequency = PSGCK/(40H-PCH1[5~0])

FIGURE 13-5 Noise Generator

13.3.2 Noise Generator Programming

DACE defines noise or DAC function. Writing a "1" to C1EN will enable noise generator when PSG is in noise mode.

13.4 PSG Application Circuit

Sounds of two channels are modulated by PSGCK and combine together into one AC signal. Then it outputs on

PSGO and PSGOB. Positive part of the AC signal is output from PSGO while the negative part is from PSGOB.




FIGURE 13-6 PSG Application Circuit

14. PWM DAC

14.1 PWM DAC Structure

A built-in PWM DAC is for analog sampling data or voice signals. The structure of DAC is shown in TABLE 14-1. There is an interrupt signal from DAC to CPU whenever

DAC data update is needed and the same signal will decide the sampling rate of voice. In DAC mode, the frequency of RC oscillator can't be less than 2M Hz.

TABLE 14-1 Summary Of DAC Registers

	ii === · · · · · · · · · · · · · · · · ·												
Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default		
\$012	PSG1L	W	PSG1[7]	PSG1[6]	PSG1[5]	PSG1[4]	PSG1[3]	PSG1[2]	PSG1[1]	PSG1[0]	0000000		
\$013	PSG1H	W	-	-	-	-	PSG1[11]	PSG1[10]	PSG1[9]	PSG1[8]	0000		
\$014	DAC	W	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]	00000000		
\$016	PSGC	W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	C0EN	DACE=0	- 00000- 0		
Ψ010	1330	W	-	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	-0000000		

TABLE 14-2 DAC Data Register (DAC)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$014	DAC	W	DAC[7]	DAC[6]	DAC[5]	DAC[4]	DAC[3]	DAC[2]	DAC[1]	DAC[0]	0000 0000

Bit 7~0: DAC[7~0]: DAC output data

Note: For Single-Pin Single Ended mode, the effective output resolution is 7 bit.

TABLE 14-3 DAC Control Register (PSGC)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$016	PSGC	W	-	PCK[2]	PCK[1]	PCK[0]	PRBS	C1EN	C0EN	DACE=0	- 000 00-0
\$010	F360	W	•	PCK[2]	PCK[1]	PCK[0]	DMD[1]	DMD[0]	INH	DACE=1	- 000 0000

28/54

Bit 0: DACE: PSG play as Tone (Noise) or DAC Generator selection bit

1 = PSG is used as DAC Generator

0 = PSG is used as Tone (Noise) Generator

Bit 1: **INH**: DAC output inhibit control bit

1 = DAC output inhibit 0 = DAC output enable

Bit 3~2: DMD[1~0]: DAC output mode selection

00 = Single-Pin mode : 7 bit resolution 01 = Two-Pin Two Ended mode : 8 bit resolution

10 = Reserved

11 = Two-Pin Push Pull mode : 8 bit resolution

Bit 6~4: PCK[2~0]: PSGCK selection for PSG and DAC

000 = SYSCK X01 = SYSCK / 2 X10 = SYSCK / 4 011 = SYSCK / 8

100 = SYSCK x 2 (= frequency of RC oscillator)

Note: In DAC mode, PSGCK must select SYSCK x 2 (PCK[2~0]=100) under RC=2MHz.



14.2 Sample Rate Control

PSG1L and PSG1H control the sample rate. PSG1[11~6] controls PWM repeat times (usually set=111100 for four times of DAC reload) and <u>PSG1[5~0] usually set '1'</u>. The

input clock source is controlled by PCK[2 \sim 0]. The block diagram is shown as the following:

ST2032A





FIGURE 14-1 DAC Diagram



	PSGC		PSGCK		
B6	B5	B4	PSGCK		
0	0	0	SYSCK		
Χ	0	1	SYSCK/2		
Χ	1	0	SYSCK/4		
0	1	1	SYSCK/8		
1	0	0	SYSCK x 2		

FIGURE 14-2 DAC Clock Source Control

TABLE 14-4 DAC Sample Rate Description (RCosc = 2MHz)

DAC Interrupt Frequency	PWM Frequency	PSGC B6, B5, B4	PSG1H, PSG1L		
8K	32K	100	00001111, 00111111		
16K	32K	100	00001111, 10111111		

ST2032A

14.3 PWM DAC Mode Options

The PWM DAC generator has three modes, Single-pin mode, Two-pin two-ended mode and Two-pin push pull mode. They are depended on the application used. The DAC mode is controlled by DMD[1~0]. (TABLE 13-3)

14.3.1 Single-Pin Mode (7-bit Accuracy)

Single-pin mode is designed for use with a single-transistor amplifier. It has 7 bits of resolution. The duty cycle of the PSGO is proportional to the output value. If the output value is 0, the duty cycle is 50%. As the output value increases from 0 to 63, the duty cycle goes from being high 50% of

the time up to 100% high. As the value goes from 0 to -64, the duty cycle decreases from 50% high to 0%. PSGOB is inverse of PSGO's waveform. Figure 13-3 shows the PSGO waveforms.




FIGURE 14-3 Single-Pin Mode Wave Form




FIGURE 14-4 Single-Pin Mode Application Circuit

14.3.2 Two-Pin Two Ended Mode (8-bit Accuracy)

Two-Pin Two-Ended mode is designed for use with a single transistor amplifier. It requires two pin that PSGO and PSGOB. When the DAC value is positive, PSGO goes high with a duty cycle proportional to the output value, while PSGOB stays high. When the DAC value is negative, PSGOB goes low with a duty cycle proportional to the output value, while PSGO stays low. This mode offers a resolution of 8 bits.

Figure 13-5 shows examples of DAC output waveforms with different output values. Each pulse of the DAC is divided into 128 segments per sample period. For a positive output value x=0 to 127, PSGO goes high for X segments while PSGOB stays high. For a negative output value x=0 to -127, PSGOB goes low for |X| segments while PSGO stays low.




FIGURE 14-5 Two-Pin Two Ended Mode Wave-Form




FIGURE 14-6 Two-Pin Two Ended Mode Application Circuit

14.3.3 Two-Pin Push Pull Mode (8-bit Accuracy)

Two-Pin Push Pull mode is designed for buzzer. It requires two pin that PSGO and PSGOB. When the DAC value is 0, both pins are low. When the DAC value is positive, PSGO goes high with a duty cycle proportional to the output value, while PSGOB stays low. When the DAC value is negative, PSGOB goes high with a duty cycle proportional to the output value, while PSGO stays low. This mode offers a resolution of 8 bits.

Figure 13-7 shows examples of DAC output waveforms with different output values. Each pulse of the DAC is divided into 128 segments per sample period. For a positive output value x=0 to 127, PSGO goes high for X segments while PSGOB stays low. For a negative output value x=0 to -127, PSGOB goes high for |X| segments while PSGO stays low.




FIGURE 14-7 Two-Pin Push Pull Mode Wave Form




FIGURE 14-8 Two-Pin Push Pull Mode Application Circuit

Ver 2.4

15. LCD

ST2032A is capable of driving one 1/16 duty, 1/5 bias LCD panel of segment number from 20 to 36(up to 576 dots). LCD block includes display frame buffer (\$1000~ \$10A3) for storing display data, 16 common and 20 segment dedicated drives. The rest 16 segment drives are shared with two I/O ports, Port-B/C. Data in frame buffer is undefined after power on, so correct frame data should be filled in before turn on display. One double DC-DC converter is equipped for higher LCD voltage, and is

controlled by LPWR (LCTL[7]) for on/off. The LCD power should be turned on before setting display on, and should be turned off after setting display off. Both SYSCK and OSCX can be chose as LCD clock source, therefore the display can still works after power down. There are two frame rate options, 64Hz and 85Hz, for each different clock sources. In case of 64Hz frame rate, 8-level driving strength and 12-level contrast are adjustable by software for different panel size and LC voltage.

15.1 LCD Waveform

LCD driving waveform is based on the display data and the alternation signal, which toggles every one frame. The related output voltage levels are shown below.

FIGURE 15-1/ FIGURE 15-2 shows the segment and common waveforms.

	IADEL	- 13-1 Diliver	output Levels
Driver	Mode	Alternation	Display data output level
	Selected	Н	VP
Common	Selected	L	GND(V5)
Common	Non-selected	Н	V1
	Non-selected	L	V4
	Selected	Н	VP
Segment	Selected	L	GND(V5)
Segment	Non-selected	Н	V2
	Non-selected	L	V3

TABLE 15-1 Driver Output Levels




FIGURE 15-1 LCD Segment Waveform




FIGURE 15-2 LCD Common Waveform

ST2032A

15.2 LCD Control Register

TABLE 15-2 LCD Segment Number Selection Register (LSEL)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$039	LSEL	R/W	-	-	-	LSEL[4]	LSEL[3]	LSEL[2]	LSEL[1]	LSEL[0]	1 1111

Bit 4~0: LSEL[4:0] : LCD segment number selection

								Pad De	finition							
LSEL[4:0]	PAD 56	PAD 57	PAD 58	PAD 59	PAD 60	PAD 61	PAD 62	PAD 63	PAD 64	PAD 65	PAD 66	PAD 67	PAD 68	PAD 69	PAD 70	PAD 71
0 xxxx	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 0000	SEG20	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 0001	SEG20	SEG21	PC2	PC3	PC4	PC5	PC6	PC7	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 0010	SEG20	SEG21	SEG22	PC3	PC4	PC5	PC6	PC7	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 0011	SEG20	SEG21	SEG22	SEG23	PC4	PC5	PC6	PC7	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 0100	SEG20	SEG21	SEG22	SEG23	SEG24	PC5	PC6	PC7	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 0101	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	PC6	PC7	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 0110	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	PC7	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 0111	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 1000	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	PB1	PB2	PB3	PB4	PB5	PB6	PB7
1 1001	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	SEG29	PB2	PB3	PB4	PB5	PB6	PB7
1 1010	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	SEG29	SEG30	PB3	PB4	PB5	PB6	PB7
1 1011	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	SEG29	SEG30	SEG31	PB4	PB5	PB6	PB7
1 1100	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	SEG29	SEG30	SEG31	SEG32	PB5	PB6	PB7
1 1101	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	SEG29	SEG30	SEG31	SEG32	SEG33	PB6	PB7
1 1110	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	SEG29	SEG30	SEG31	SEG32	SEG33	SEG34	PB7
1 1111	SEG20	SEG21	SEG22	SEG23	SEG24	SEG25	SEG26	SEG27	SEG28	SEG29	SEG30	SEG31	SEG32	SEG33	SEG34	SEG



TABLE 15-3 LCD Control Register (LCTL)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03A	LCTL	R/W	LPWR	BLANK	REV	SCAN	CTR[3]	CTR[2]	CTR[1]	CTR[0]	1000 0000

Bit 7: **LPWR**: LCD power ON/OFF bit 1 = LCD power OFF

0 = LCD power ON

Bit 6: **BLANK**: LCD display ON/OFF bit

1 = Disable LCD display (Common line is still scanning)

0 = Enable LCD display

Bit 5: REV: LCD display reverse

1 = Reverse display 0 = Normal display

Bit 4: SCAN: LCD segment keyboard-scan function

1 = Enable keyboard-scan signal in LCD waveforms

0 = Disable keyboard-scan signal

Bit 3~0: CTR[3~0]: LCD contrast control

Frame Rate	= 64Hz	Frame Rate = 85Hz					
00xx = contrast level	12	0xxx = contrast level 8					
0100 = contrast level	12 (maximum)	1000 = contrast level 8 (maximum)					
0101 = contrast level	11	1001 = contrast level 7					
0110 = contrast level	10	1010 = contrast level 6					
0111 = contrast level	9	1011 = contrast level 5					
1000 = contrast level	8	1100 = contrast level 4					
1001 = contrast level	7	1101 = contrast level 3					
1010 = contrast level	6	1110 = contrast level 2					
1011 = contrast level	5	1111 = contrast level 1 (minimum)					
1100 = contrast level	4						
1101 = contrast level	3						
1110 = contrast level	2						
1111 = contrast level	1 (minimum)						

TABLE 15-4 LCD Clock Source and Driving Strength Control Register

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$03B	LCK	R/W	DRV[3]	DRV[2]	DRV[1]	DRV[0]	-	LCK[2]	LCK[1]	LCK[0]	111000

Bit 7~4: DRV[3:0] : LCD driving strength control

	Frame Rate = 64Hz	Frame Rate = 85Hz			
0000	= driving level 16/16 (maximum)	00XX	= driving level 12/12		
0001	= driving level 15/16	0100	= driving level 12/12(maximum)		
0010	= driving level 14/16	0101	= driving level 11/12		
	:		:		
	:		:		
1110	= driving level 3/16	1101	= driving level 3/12		
1110	= driving level 2/16	1110	= driving level 2/12		
1111	= driving level 1/16 (minimum)	1111	= driving level 1/12 (minimum)		

DRV[3:0]	Driving strength	1/16 Duty consumption (uA)		
0000(max.)	Level 16 (max.)	69.28		
0001	Level 15	65.64		
0010	Level 14	61.96		
0011	Level 13	58.31		
0100	Level 12	54.63		
0101	Level 11	50.95		
0110	Level 10	47.27		
0111	Level 9	43.6		
1000	Level 8	39.91		
1001	Level 7	36.22		
1010	Level 6	32.52		
1011	Level 5	28.82		
1100	Level 4	25.1		
1101	Level 3	21.4		
1110	Level 2	17.66		
1111(mini.)	Level 1(mini.)	13.82		

^{***} Measure Condition: Vdd=3V, LCD frame rate=64Hz, OSCX on , in WAI1.

Bit2~0: LCK[2:0] : LCD frame rate control

LCK[2:0]	Clock Source	Frame Rate
000	OSCX (32768Hz)	64 Hz
001	OSCX (32768Hz)	85 Hz
010	OSC (2MHz)	64 Hz
011	OSC (2MHz)	85 Hz
100	OSC (4MHz)	64 Hz
101	OSC (4MHz)	85 Hz
110	OSC (8MHz)	64 Hz
111	OSC (8MHz)	85 Hz

Note: If LCD clock source is from OSCX, after power on, wait one second for OSCX to be stable and then turn on LCD.

15.3 Keyboard-scan Function on LCD drives

LCD keyboard awaking pulses are combined with LCD waveform. The purpose is to trigger Port-A interrupt to wake up the system.

Note:

- keyboard awaking pulses can only be turned on below 3V operating voltage.
- If there is crosstalk on the first line, please turn on keyboard-scan function for better quality.




FIGURE 15-3 LCD Segment Waveform (With Keyboard Awaking Pulses)




FIGURE 15-4 LCD Common Waveform (With Keyboard Awaking Pulses)


15.3.2 Keyboard-scan Function Example:

a. Keyboard: 64Keys (8x8)b. Return Lines: Port-Ac. Scan Lines: Port-B

.

INITIAL_Port_And_LCD

SMB4 LDA STA	<lctl #00011111B <lsel< th=""><th>;;Enable Keyboard Awaking Waveform ;;Port-B/C Shared With SEGs</th></lsel<></lctl 	;;Enable Keyboard Awaking Waveform ;;Port-B/C Shared With SEGs
STZ LDA	<pca #FFH</pca 	;;Set Port-A as Inputs for Return Line
STA	<pa< td=""><td>;;Port-A Pull-High</td></pa<>	;;Port-A Pull-High
STA	<pcb< td=""><td>;;Set Port-B as Outputs for Scan Line</td></pcb<>	;;Set Port-B as Outputs for Scan Line
LDA	#10000000B	·
STA	<pmcr< td=""><td>;;Enable Pull up,Disable Debounce</td></pmcr<>	;;Enable Pull up,Disable Debounce
LDA	#00010000B	
STA	<iena< td=""><td>;;Enable Port-A Interrupt</td></iena<>	;;Enable Port-A Interrupt
LDA	<pa< td=""><td></td></pa<>	
STZ	<ireq< td=""><td>;;Reset Interrupt Request Register</td></ireq<>	;;Reset Interrupt Request Register
•		
CLI		




Ver 2.4

37/54 9/13/07



Interrupt-Subroutine

Port_ISR PHA PHX		
LDX LDA STA ?Scan PB	#00010111B #11111110B <scanvalue< td=""><td>;;X: Value for LSEL when activate segments ;;Set Working zero for Port-B</td></scanvalue<>	;;X: Value for LSEL when activate segments ;;Set Working zero for Port-B
STA	<pb< td=""><td></td></pb<>	
STZ	<lsel< td=""><td>;;Disable segment waveforms</td></lsel<>	;;Disable segment waveforms
nop		;;Wait for return line to be stable
nop		
nop		
LDA	<pa< td=""><td></td></pa<>	
STX	<lsel< td=""><td>;;Enable segment waveforms</td></lsel<>	;;Enable segment waveforms
JSR	Store-Key-Data	
SEC		
ROL	<scanvalue< td=""><td>;;Shift working zero to left</td></scanvalue<>	;;Shift working zero to left
LDA	<scanvalue< td=""><td></td></scanvalue<>	
BCS	?Scan_PB	;;Keep on scanning until ScanValue = FF
·		
DLV		
PLX		
PLA		
RTI		





15.4 LCD Frame Buffer

Each pixel of LCD panel is directly mapped into LCD frame buffer. If some segments are not used, the corresponding

RAM can still be accessed for data memory. Refer to TABLE 15-5 for detail mapping.

TABLE 15-5 LCD Frame Buffer Memory Mapping

	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG35
Address	1000H	1001H	1002H	1003H	1004H	1005H	1023H
COM0	Bit7	Bit7	Bit7	Bit7	Bit7	Bit7	 Bit7
COM1	Bit6						
COM2	Bit5						
COM3	Bit4	Bit4	Bit4	Bit4	Bit4	Bit4	 Bit4
COM4	Bit3						
COM5	Bit2	Bit2	Bit2	Bit2	Bit2	Bit2	 Bit2
COM6	Bit1	Bit1	Bit1	Bit1	Bit1	Bit1	 Bit1
COM7	Bit0						
Address	1080H	1081H	1082H	1083H	1084H	1085H	10A3H
COM8	Bit7	Bit7	Bit7	Bit7	Bit7	Bit7	 Bit7
СОМ9	Bit6						
COM10	Bit5						
COM11	Bit4	Bit4	Bit4	Bit4	Bit4	Bit4	 Bit4
COM12	Bit3						
COM13	Bit2						
COM14	Bit1	Bit1	Bit1	Bit1	Bit1	Bit1	 Bit1
COM15	Bit0						

Note: Undefined RAM area, \$1024~\$107F and \$10A4~\$10FF, is not accessible.

16. POWER DOWN MODES

ST2032A has three power down modes: WAI-0, WAI-1 and STP. The instruction WAI will enable either WAI-0 or WAI-1, which is controlled by **WAIT**(SYS[2]). And the instruction

STP will enable **STP** mode in the same manner. WAI-0 and WAI-1 modes can be waked up by interrupt. However, **STP** mode can only be waked up by hardware reset.

TABLE 16-1 System Control Register (SYS)

Address I	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$030	SYS	R/W	XSEL	OSTP	XSTP	TEST	WSKP	WAIT	-	LVDET	0000 00-0

Bit 3: WSKP: System warm-up control bit

1 = Warm-up to 16 oscillation cycles 0 = Warm-up to 256 oscillation cycles

Bit 2: WAIT: WAI-0 / WAI-1mode select bit

1 = WAI instruction causes the chip to enter WAI-1 mode 0 = WAI instruction causes the chip to enter WAI-0 mode

16.1 WAI-0 Mode:

If **WAIT** is cleared, WAI instruction makes MCU enter WAI-0 mode. In the mean time, the oscillator, interrupts, timer/counter, and PSG are still working. On the other hand CPU and the related instruction execution stop. All registers, RAM, and I/O pins will retain the same states as those before the MCU entered power down mode. WAI-0 mode

can be waked up by reset or interrupt request even If user sets interrupt disable flag I. In that case MCU will be waked up but not entering interrupt service routine. If interrupt disable flag is cleared (I='0'), the corresponding interrupt vector will be fetched and the service routine will be executed. The sample program is shown below:

LDA #\$00 STA <SYS

WAI ; WAI 0 mode

16.2 WAI-1 Mode:

If **WAIT** is set, WAI instruction makes MCU enter WAI-1 mode. In this mode, CPU stops, but the PSG, timer/counter keep running if their clock sources are from OSCX. The

wake-up procedure is the same as for WAI-0. The difference is that the warm-up cycles occurs when waking from WAI-1. Sample program is shown as following:

LDA #\$04 STA <SYS

WAI ; WAI 1 mode

16.3 STP Mode:

STP instruction will force MCU to enter stop mode. In this mode, MCU stops, but PSG, timer/counter won't stop if the clock source is from OSCX. In power-down mode, MCU

can only be waked up by hardware reset, <u>and the warm-up cycles occurs</u> at the same time.



FIGURE 16-1 Status Under Power Down Modes

SYSCK source is OSC:

Mode	Timer0,1	SYSCK	osc	oscx	Base Timer	RAM	REG.	LCD	I/O	Wake-up condition
WAI-0	WAI-0 Retain									Reset, Any interrupt
WAI-1	Stop	Stop	Stop				Reset, Any interrupt			
STP	Stop	Stop	Stop				Reset			

SYSCK source is OSCX:

Mode	Timer0,1	SYSCK	osc	oscx	Base Timer	RAM	REG.	LCD	I/O	Wake-up condition
WAI-0 Retain								Reset, Any interrupt		
WAI-1	Stop	Stop Stop Retain								Reset, Any interrupt
STP	Stop	Stop				Reset				

Ver 2.4

17. LOW VOLTAGE DETECTOR

ST2032A has a built-in low voltage detector for power management. When **LVDET** is set, detector circuit is enabled and the detection result will be outputted at the same bit after 3 μ s. Using read instruction twice can get this result: first read will enable initial stableness control.

Second read equal '1' represents 'low voltage'. Once low voltage detector is enabled, it keeps on consuming power. So it is important that remember to write "0" to LVDET to disable the detector after detection is completed. One sample program is shown below:

```
Start:
SMB0 <SYS ; enable detector
:
Wait 3 µs
:
CLC
BBR0 <SYS,$+3
BBR0 <SYS,Normal_Voltage
Low_Voltage:
SEC
Normal_Voltage:
RMB0 <SYS ; disable detector
```

TABLE 17-1 System Control Register (SYS)

Address	Name	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
\$030	SYS	R/W	XSEL	OSTP	XSTP	TEST	WSKP	WAIT		LVDET	0000 00-0

Bit 0: **LVDET**: Low voltage detect

1 = Enable detector (write) / Low voltage (read) 0 = Disable detector (write) / Normal voltage (read)

18. ELECTRICAL CHARACTERISTICS

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. All the ranges are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposed to the absolute maximum rating conditions for extended periods may affect device reliability.

18.1 DC Electrical Characteristics

Standard operation conditions: VCC = 3.0V, GND = 0V, T_A = 25°C, OSC = 2M Hz, unless otherwise specified

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
				5.5		Logic
Operating Voltage	VCC	2.4		3.4	V	Built-in double DC-DC voltage converter for LCD driver:
Operating Current	I _{OP}	573	451		μΑ	All I/O ports are input and pull-up, LCD driving strength is maximum.
Standby Current	I _{SB0}		7		μА	All I/O ports are input and pull-up, OSCX on, LCD off (WAIT1/STOP mode)
Standby Current	I _{SB1}		73.5		μА	All I/O ports are input and pull-up, OSCX on, LCD off (WAIT0 mode)
LCD consumption	I _{LCD}		13.8		μА	LCD Clock source=OSCX Driving strength=1/16 Condition: WAIT1 mode.
LCD consumption	I _{LCD}		69.3		μА	LCD Clock source=OSCX Driving strength=16/16 Condition: WAIT1 mode.
Input High Voltage	V _{IH}	0.7Vcc		Vcc+0.3	V	PORT A, PORT B, PORT C
		0.85Vcc			V	RESET, INT
Input Low Voltage	V _{IL}	GND-0.3		0.3Vcc	V	PORT A, PORT B, PORT C
				0.15Vccc	V	RESET, INT
Pull-up resistance	R _{IH}		142		ΚΩ	PORTA (Voltage difference=0.9V)
Pull-up resistance	R _{IH}		48		ΚΩ	PORTA (Voltage difference=0.9V). Operation voltage=5V
Pull-up resistance	R _{IH}		150		ΚΩ	PORTB, PORT C (Voltage difference=0.9V)
Output high voltage	V _{OH1}	0.7Vcc			V	PORTA (IOH=-3.5mA)
Output high voltage	V _{OH1}	0.7Vcc			V	PORTB, PORTC (IOH=-2.5mA)
Output low voltage	V_{OL1}			0.3Vcc	V	PORTA (IOL=7.5mA)
Output low voltage	V _{OL1}			0.3Vcc	V	PORTB, PORT C (IOL=4.5mA)
Output high voltage	V _{OH2}	0.7Vcc			V	PSG/DAC, IOH = -25mA.
Output low voltage	V _{OL2}			0.3Vcc	V	PSG/DAC, IOL= 53mA.
OSCX start time	T _{STT}		1	2	S	
Low voltage detector	V_{LVD}	2.4		2.7	V	
Low voltage detector current	livdet		114		uA	No detector voltage adjustment

Ver 2.4




FIGURE 18-1 Relation between operation voltage & frequency

TABLE 40.4	D O	_
1 ABLE 18-1	R-Oscillator V.S.	. Freauencv

	TABLE 10-1 K-Oscillator V.S. Frequency
Voltage Freq.	3V
4MHz	47Kohm
2MHz	100Kohm

ST2032A

19. APPLICATION CIRCUIT

VDD : 3V

Clock : 32768Hz crystal and 2.0MHz RC oscillator

LCD : 1/16 duty
I/O : PORT-A
ALARM : PSGO, PSGOB




FIGURE 19-1 Application Circuit without LCD keyboard awaking pulse

VDD : 3V

Clock : 32768Hz crystal and 2.0MHz RC oscillator

LCD : 1/16 duty : PORT-A/B/C I/O : PSGO, PSGOB **ALARM**

> Note: Because the COMs and SEGs output VDD level while the LCD is turned off. There is no keyboard awaking pulse to wake up the system. So the ON/OFF key must connect between GND and Port-A.




FIGURE 19-2 Application Circuit with LCD keyboard awaking pulse

ST2032A

VDD : 5V

Clock : 32768Hz crystal and 2.0MHz RC oscillator

LCD : 1/16 duty : PORT-A/B/C I/O : PSGO, PSGOB **ALARM**

> Note: LCD keyboard awaking pulses should be turned off under 5V operating voltage.




FIGURE 19-3 Application circuit without DC-DC converter

ST2032A EVB PCB113-1



FIGURE 19-4 The PCB 113-1 of ST2032A EVB

ST2032A-								
8 bits Micro-controller with 576 ~ 3	8 bits Micro-controller with 576 ~ 320 dots LCD driver							
Operation Voltage								
□ OSCX : 32768Hz Crystal . □ OSC : MHz. from □ ROSC = Ω □ Resonator								
Power Down Mode	□ WAI-1; □ STP .							
LCD Resolution : X 16 dot	t, LCD Size Xmm							
LCD Driving : LEVEL(1~1	6) LCD Contrast : LEVEL							
Clock Source : OSCX LCD Frame Rate : 64Hz 85Hz OSC(MHz) (note: Must check item23,24)								
LCD panel Voltage(VOP):	V. (Vop = VDD X 2 X0.98 (MAX. Vop = 7.0V))							
LCD Keyboard Awaking Pulses : [☐ Enable(note: Must check special notice)☐Disable							
Low Voltage Detector : Enable	e							
ST2032A EVB PCB								
Program file : . bin	Date (Y/M/D): / /							
E.V. Board bios version:	Specification version:							
Check sum (See appendix):								
Appendix: Convert mask code into binary fro Use EPROM writer and Select EPR Load . bin file of customer code; Read check sum value . Function must be checked on emula	ROM device 27512; ulation board.							
Customer	T							
Company Name								
Signature								
Sitronix								
FAE / SA								
Sales Signature								

Sitronix ST2032A

____/ ___/ ____ Project name _____

	Confirmed Item	Check	Note
1	After power on , initial user RAM and confirm control register .		
	Confirm LCD panel's V _{OP} (contrast level) · Duty and Bias .		
	Confirm the difference between E.V. Board and real chip (ex.		
3	V _{OP} · driving ability · F _{OSC} · power consumption · noiseetc.)		
	Before entry power down mode, turn off un-used peripheral.		
4	(LCD driver \ PSG \ OSC or OSCX)		
5	Make sure power down mode works .		
	Calculate average operating current . (Wake up time ratio)		
	Confirm I/O directions and set pull-up for un-used input pins .		
-	For input mode with pull-up function, Please set bit 7 of port		
8	condition control register (PMCR[7]) and each bit of port		
•	data register.		
_	If use I/O for pin option , please re-configure I/O status after		
9	reading . (directions and pull-up resistor)		
	Pay attention to bit instructions, because some registers		
10	have different function for read and write acting. ex. PA · PB ·		
	PRS > SYS and control register for write only		
44	Disable un-used function's control register and put"RTI"		
11	Instruction at un-used interrupt vector .		
12	Make sure timer counting correct .		
	Make sure temperature counting correct .		
	Make sure software key de-bounce work(20 ~ 50 mS).		
15	Make sure stack memory will not overflow		
40	Under test mode , every functions / parts must be tested . ex.		
10	LCD \ LED \ speaker / buzzer \ key \ motor and sensoretc.		
17	Please use same parts when developing and producing .		
18	Please select general parts for production.		
19	When testing, write every unusual situation down and find		
19	out the reasons indeed		
20	Make sure the program accept un-normal operating and		
20	system will not hold or crash down.		
	When you set I/O port as input mode, please make sure		
21	signal level stable before reading . ex. When key scan , please		
	delay 12 uS then get key code .		
22	Make sure resister of R-OSC on EV-Chip matches desired		
	prequericy and equals the crystal on Ev-board.		
23	If LCD clock source is from R-OSC, LCD will have no clock in WAI1		
	and can't display.		
24	If LCD clock source is from OSCX, after power on, wait one second		
<u> </u>	for OSCX to be stable and then turn on LCD.		
	Use LCD-EVchip to check LCD display quality. If there is crosstalk		
25	on the first line, please turn on keyboard-scan function for better		
	quality.	-	
26	Always disable interrupt function(by an "SEI" instruction) when		
	modify the IENAL,IENAH,IREQL and IREQH register	-	
21	After Power on ,enter wait 0 mode 0.5s before normal operation		

Special Notice

-	Confirmed Item	Check	Note	
Sp	Special notice 1 (If the LCD keyboard awaking pulse function was turned on)			
1	LCD keyboard awaking pulses only can be used under 3.6V operating voltage.			
2	COMs and SEGs output VDD level while the LCD is turned off. The ON/OFF key must be connected between GND and Port-A.			
3	If two keys be pressed at the same time affect LCD display must be reduced. One resister (47K) should be added between scan line and keyboard.			
Special Notice 2				
1	Do not use 32768HZ as system clock.			

Engineer	Manager	

Reference table for LCD panel's parameters:

According to your setting of contrast level, mapping to LCD panel's parameter.

[ST2032] - 48 x 16 (frame rate = 64 Hz.)

Contrast		Equivalent	Bias	
Level	CTR[3:0]	Duty	Dias	
1(light)	1111	48.8	5.0	
2	1110	41.0	5.0	
3	1101	35.3	5.0	
<u></u> 4	1100	31.0	5.0	
<u></u> 5	1011	27.7	5.0	
<u></u> 6	1010	25.0	5.0	
	1001	22.8	5.0	
<u>8</u>	1000	20.9	5.0	
<u></u> 9	0111	19.3	5.0	
<u> </u>	0110	18.0	5.0	
11	0101	16.8	5.0	
	0100	16.0	5.0	

51/54

[ST2032] - 48 x 16 (frame rate = 85 Hz.)

Contrast		Equivalent	Bias	
Level	CTR[3:0]	Duty		
1(light)	1111	36.6	5.0	
2	1110	30.7	5.0	
3	1101	26.5	5.0	
4	1100	23.3	5.0	
<u></u> 5	1011	20.8	5.0	
<u></u> 6	1010	18.7	5.0	
7	1001	17.1	5.0	
⊠8(dark)	1000	16.0	5.0	

20. REVISIONS

Version 2.3 Page 20 Modify PRES 8-bits counter to 16 bit and add description low byte PRS 7-0 : The low byte value of PRES counter. Page 49 Add ST2032A EVB photo Page 49 Add ST2032A EVB PCB number	Version2.4		Add system clock regulation in Special Notice 2 Modify SYS [XSEL] in Table of SYSTEM CONTROL REGISTER	2007/9/12
PRSI7-01 : The low byte value of PRES counter Page49 Add ST2032A EVB photo Page49 Add ST2032A EVB photo Page49 Add checklist for customer to confirm ST2032A EVB PCB number	Version2.3			
Version2.2 Page49 Add checklist for customer to confirm ST2032A EVB PCB number.				
Page 10, 18, 19, 40, 42 Change register SYS bit4 XBAK to Test bit and must be set "0" Page 36, Modify driving strength level 1-16 in heavy mode Page 49 Remove OSCX heavy mode Page 49 Remove OSCX heavy mode In checklist				2007/5/21
Page 10, 18, 19, 40, 42 Change register SYS bit4 XBAK to Test bit and must be set "0" Page 36, Modify driving strength level 1-16 in heavy mode Page 49 Remove OSCX heavy mode Page 49 Remove OSCX heavy mode In checklist	Version2.2			
Page43, Page43, Page49 Modify standby and LCD current consumption in heavy mode Page50. Remove OSCX heavy mode Remove DSCX heavy mode Remove Item 21,27 normal mode in checklist	VC1010112.2	Page10,1	8,19,40,42 Change register SYS bit4 XBAK to Test bit and must be set "0"	
Page49 Remove OSCX heavy mode Remove DSCX heavy mode Remove DSCX heavy mode Remove DSCX heavy normal mode in checklist				
Page 50, Remove Item 21,27 normal mode in checklist				
Version 2.1 Page1 RC mode=>add CPU clock 250K ~ 2M Hz High frequency crystal/resonator oscillator mode =>add CPU clock 227.5k~2MHz2006/06/23 Version 2.0 Page51 Add checklist item 29=>after Power on ,enter wait 0 mode 0.5s before normal operation2006/5/8 Version 1.9 Page43 modify oscillation start time to OSCX heavy start time Page49-52 2006/02/08 Version 1.8 Page 23/25/27/28 take off PSG/DAC clock source from oscx Page30 2006/02/08 Version 1.7 Page 42 Modify Two-Pin Two Ended Mode Application Circuit add pad number and note: all of unused input pins should be pulled up to minimize standby current				00001014
High frequency crystal/resonator oscillator mode =>add CPU clock 227.5k~2MHz		Page50,	Remove Item 21,27 normal mode in checklist	2006/8/1
Version 2.0 Page51 Add checklist item 29=>after Power on ,enter wait 0 mode 0.5s before normal operation2006/5/8 Version 1.9 Page43 modify oscillation start time to OSCX heavy start time 2006/02/08 Version 1.8 Page 23/25/27/28 take off PSG/DAC clock source from oscx Page30 modify Two-Pin Two Ended Mode Application Circuit add pad number and note: all of unused input pins should be pulled up to minimize standby current	Version 2.1	Page1		
Version 1.9 Page43 modify oscillation start time to OSCX heavy start time Page49~52 add checklist			High frequency crystal/resonator oscillator mode =>add CPU clock 227.5k~2MHz.	2006/06/23
Version 1.8 Page 23/25/27/28 take off PSG/DAC clock source from oscx Page 30 modify Two-Pin Two Ended Mode Application Circuit add pad number and note: all of unused input pins should be pulled up to minimize standby current	Version 2.0	Page51	Add checklist item 29=>after Power on ,enter wait 0 mode 0.5s before normal	I operation 2006/5/8
Version 1.8 Page 23/25/27/28 take off PSG/DAC clock source from oscx Page30 modify Two-Pin Two Ended Mode Application Circuit Page12 add pad number and note: all of unused input pins should be pulled up to minimize standby current	Version 1.9			
Page 30 modify Two-Pin Two Ended Mode Application Circuit add pad number and note: all of unused input pins should be pulled up to minimize standby current		Page49	-52 add checklist	2006/02/08
Page 12 add pad number and note: all of unused input pins should be pulled up to minimize standby current	Version 1.8	Page 23	/25/27/28 take off PSG/DAC clock source from oscx	
Current				
Version 1.6 Page 42 Add LVD range 2.4~2.7V		Page12		
Version 1.5 Page 23 Make sure PSG function is working normally on the EV or Real Chip Board, Please connect PSG power PVCC to VCC Page 33 Page 44/45/46 Page 47 Page 17 Page 17 Page 17 Page 35,36 Add two notes about LCD display quality Version 1.2 Page 42 Adding FIGURE 18-1 and TABLE 18-1 Page 8 Modify the range of User RAM from 200H~3FFH to 200H~4FFH. Page 20 Modify Basetimer "STOP" setting on TABLE 12-3 Version 1.0 Page 2/44 Exchange the pad location of PSGO & PSGOB. 2003/6/26 Version 0.5 Page 39 Added Port-A pull-up resister value under 5V operating voltage. Page 33/42 LCD keyboard awaking pulses can't use on 5V operating voltage.	Version 1.7	Page 42	Modify PSG condition, no share on PB	2005/9/26
Page 23 Make sure PSG function is working normally on the EV or Real Chip Board, Please connect PSG power PVCC to VCC Page 33 modify pad definition PC0~PC7, PB0~PB7 Page 44/45/46 modify figure PSG1/0 to PSGO/PSGOB	Version 1.6	Page 42	Add LVD range 2.4~2.7V	2005/8/29
Page 23 Make sure PSG function is working normally on the EV or Real Chip Board, Please connect PSG power PVCC to VCC Page 33 modify pad definition PC0~PC7, PB0~PB7 Page 44/45/46 modify figure PSG1/0 to PSGO/PSGOB	Version 1.5			
Page 33 modify pad definition PC0~PC7, PB0~PB7 Page 44/45/46 modify figure PSG1/0 to PSGO/PSGOB	V0101011 1.0			,
Page 44/45/46 modify figure PSG1/0 to PSGO/PSGOB		Page33		
Page 17 OSCX work under heavy load mode to support more kinds of 32KHz crystals Page 35,36 Add two notes about LCD display quality		Page44/		2005/2/01
Page 35,36 Add two notes about LCD display quality			Y work under heavy lead made to support more kinds of 20KHz anystale	
Page 42 Adding FIGURE 18-1 and TABLE 18-1				2004/4/7
Page 42 Adding FIGURE 18-1 and TABLE 18-1	Varsian 4.0			
Version 1.1 Page 8 Modify the range of User RAM from 200H~3FFH to 200H~4FFH. Page 20 Modify Basetimer "STOP" setting on TABLE 12-3			ng FIGURE 18-1 and TABLE 18-1	2003/10/14
Page 8 Modify the range of User RAM from 200H~3FFH to 200H~4FFH. Page 20 Modify Basetimer "STOP" setting on TABLE 12-3	•			
Page 20 Modify Basetimer "STOP" setting on TABLE 12-3			futhe range of Llear DAM from 200H, 255H to 200H, 455H	
Page 2/44 Exchange the pad location of PSGO & PSGOB				2003/9/30
Page 2/44 Exchange the pad location of PSGO & PSGOB	_		- -	
Version 0.5 Page 39 Added Port-A pull-up resister value under 5V operating voltage. Page 33/42 LCD keyboard awaking pulses can't use on 5V operating voltage.			ange the pad location of PSGO & PSGOB	2003/6/26
Page 39 Added Port-A pull-up resister value under 5V operating voltage. Page 33/42 LCD keyboard awaking pulses can't use on 5V operating voltage.	_		•	
Page 33/42 LCD keyboard awaking pulses can't use on 5V operating voltage.			ad Port-A null-up resister value under 5V operating voltage	
Page 26 Modify the value of TABLE 14-4				
· · · · · · · · · · · · · · · · · · ·		26 Modi	fy the value of TABLE 14-4	2002/11/11

Ver 2.4

Sitronix

Version 0.4. Page 40/4	1/42
. age	Refresh application circuit.
Page 39	Fill the DC electrical characteristic table
Version 0.3	
Page 6	Modify the memory map of SRAM.
Page 2/4/2	21/22/23/24/27/28/29/40/42:
	Rename pad PSG0/1 to PSGOB/O.
Page 21:	Added explain of PSG
Page 24:	Added PSG Application Circuit.
Page 4/42	: Rename VCC2 to PVCC
Page 33:	Fix Keyboard-scan Function Example to
	LDA #00011111B ;;Port-B/C Shared With SEGs
Page 40:	Fix Application Circuit.
Page 41/4	2: Added PAD Center Coordinates.
Version 0.2:	
Page 2:	Added PAD Diagram.
Version 0.1:	
First release	

The above information is the exclusive intellectual property of Sitronix Technology Corp. and shall not be disclosed, distributed or reproduced without permission from Sitronix. Sitronix Technology Corp. reserves the right to change this document without prior notice and makes no warranty for any errors which may appear in this document. Sitronix products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where products failure could result in injury, or loss of life, or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.