


HEXFET® Power MOSFET

- Ultra Low On-Resistance
- Dual N and P Channel MOSFET
- Surface Mount
- Available in Tape and Reel




	N-Ch	P-Ch
$V_{DS}$	100V	-100V
$R_{DS(on)}$	0.21 $\Omega$	0.48 $\Omega$

**Description**

These dual N and P channel HEXFET® power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET® power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in DC motor drives and load management applications.

The SO-8 has been modified through a customized leadframe for enhanced thermal characteristics and multiple-die capability making it ideal in a variety of power applications. With these improvements, multiple devices can be used in an application with dramatically reduced board space. The package is designed for vapor phase, infra red, or wave soldering techniques.



SO-8

**Absolute Maximum Ratings**

	Parameter	Max.		Units
		N-Channel	P-Channel	
$V_{DS}$	Drain-to-Source Voltage	100	-100	A
$I_D @ T_A = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	2.1	-1.5	
$I_D @ T_A = 70^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	1.7	-1.2	
$I_{DM}$	Pulsed Drain Current ①	8.4	-6.0	
$P_D @ T_A = 25^\circ\text{C}$	Power Dissipation	2.0		W
	Linear Derating Factor	0.016		W/°C
$E_{AS}$	Single Pulse Avalanche Energy④	35	51	mJ
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	$\pm 20$	V
dv/dt	Peak Diode Recovery dv/dt ②	4.0	4.3	V/ns
$T_J, T_{STG}$	Junction and Storage Temperature Range	-55 to + 150		°C

**Thermal Resistance**

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JL}$	Junction-to-Drain Lead	—	20	°C/W
$R_{\theta JA}$	Junction-to-Ambient ③	—	62.5	

# IRF7350

International  
IR Rectifier

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

Parameter	Parameter		Min.	Typ.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	N-Ch	100	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
		P-Ch	-100	—	—		V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	N-Ch	—	0.12	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
		P-Ch	—	-0.11	—		Reference to 25°C, I <sub>D</sub> = -1mA
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance	N-Ch	—	—	0.21	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.1A ②
		P-Ch	—	—	0.48		V <sub>GS</sub> = -10V, I <sub>D</sub> = -1.5A ②
V <sub>GS(th)</sub>	Gate Threshold Voltage	N-Ch	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
		P-Ch	-2.0	—	-4.0		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA
g <sub>fs</sub>	Forward Transconductance	N-Ch	2.4	—	—	S	V <sub>DS</sub> = 50V, I <sub>D</sub> = 2.1A
		P-Ch	1.1	—	—		V <sub>DS</sub> = -50V, I <sub>D</sub> = -1.5A
I <sub>DSS</sub>	Drain-to-Source Leakage Current	N-Ch	—	—	25	μA	V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V ②
		P-Ch	—	—	-25		V <sub>DS</sub> = -100V, V <sub>GS</sub> = 0V ②
		N-Ch	—	—	250		V <sub>DS</sub> = 80V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 70°C
		P-Ch	—	—	-250		V <sub>DS</sub> = -80V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 70°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	N-P	—	—	±100		V <sub>GS</sub> = ± 20V
Q <sub>g</sub>	Total Gate Charge	N-Ch	—	19	28	nC	N-Channel I <sub>D</sub> = 2.1A, V <sub>DS</sub> = 80V, V <sub>GS</sub> = 10V
		P-Ch	—	21	31		
Q <sub>gs</sub>	Gate-to-Source Charge	N-Ch	—	3.0	4.5	nC	P-Channel I <sub>D</sub> = -1.5A, V <sub>DS</sub> = -80V, V <sub>GS</sub> = -10V
		P-Ch	—	3.4	5.1		
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	N-Ch	—	8.8	13	nC	P-Channel I <sub>D</sub> = -1.5A, V <sub>DS</sub> = -80V, V <sub>GS</sub> = -10V
		P-Ch	—	10	16		
t <sub>d(on)</sub>	Turn-On Delay Time	N-Ch	—	6.7	—	ns	N-Channel V <sub>DD</sub> = 50V, I <sub>D</sub> = 1.0A, R <sub>G</sub> = 22Ω, R <sub>D</sub> = 50Ω, V <sub>GS</sub> = 10V
t <sub>r</sub>	Rise Time	P-Ch	—	25	—		
t <sub>d(off)</sub>	Turn-Off Delay Time	N-Ch	—	11	—	ns	P-Channel V <sub>DD</sub> = -50V, I <sub>D</sub> = -1.0A, R <sub>G</sub> = 22Ω, R <sub>D</sub> = 50Ω, V <sub>GS</sub> = -10V
		P-Ch	—	13	—		
t <sub>f</sub>	Fall Time	N-Ch	—	35	—	ns	P-Channel V <sub>DD</sub> = -50V, I <sub>D</sub> = -1.0A, R <sub>G</sub> = 22Ω, R <sub>D</sub> = 50Ω, V <sub>GS</sub> = -10V
		P-Ch	—	30	—		
C <sub>iss</sub>	Input Capacitance	N-Ch	—	380	—	pF	N-Channel V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz
		P-Ch	—	360	—		
C <sub>oss</sub>	Output Capacitance	N-Ch	—	100	—	pF	P-Channel V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0MHz
		P-Ch	—	110	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	N-Ch	—	54	—	pF	P-Channel V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0MHz
		P-Ch	—	65	—		

## Source-Drain Ratings and Characteristics

Parameter	Parameter		Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	N-Ch	—	—	1.8	A	
		P-Ch	—	—	-1.4		
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	N-Ch	—	—	8.4	A	
		P-Ch	—	—	-6.0		
V <sub>SD</sub>	Diode Forward Voltage	N-Ch	—	—	1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 1.8A, V <sub>GS</sub> = 0V ②
		P-Ch	—	—	-1.6		T <sub>J</sub> = 25°C, I <sub>S</sub> = -1.4A, V <sub>GS</sub> = 0V ②
t <sub>rr</sub>	Reverse Recovery Time	N-Ch	—	72	110	ns	N-Channel T <sub>J</sub> = 25°C, I <sub>F</sub> = 1.8A, di/dt = 100A/μs
		P-Ch	—	77	120		
Q <sub>rr</sub>	Reverse Recovery Charge	N-Ch	—	205	310	nC	P-Channel T <sub>J</sub> = 25°C, I <sub>F</sub> = -1.4A, di/dt = -100A/μs ②
		P-Ch	—	240	360		

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Pulse width ≤ 400μs; duty cycle ≤ 2%.
- ③ Surface mounted on 1 in square Cu board

- ④ N channel: Starting T<sub>J</sub> = 25°C, L = 4.0mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 4.2A  
P channel: Starting T<sub>J</sub> = 25°C, L = 11mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = -3.0A




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics







Fig 4. Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10a.** Switching Time Test Circuit



**Fig 10b.** Switching Time Waveforms




**Fig 11.** Typical Effective Transient Thermal Impedance, Junction-to-Ambient


# IRF7350

N-CHANNEL


International  
**IR** Rectifier




**Fig 12.** Typical On-Resistance Vs. Gate Voltage



**Fig 13.** Typical On-Resistance Vs. Drain Current



**Fig 14.** Typical Threshold Voltage Vs. Junction Temperature



**Fig 15.** Typical Power Vs. Time




Fig 16a. Maximum Avalanche Energy Vs. Drain Current




Fig 16c. Unclamped Inductive Test Circuit




Fig 16d. Unclamped Inductive Waveforms




Fig 17. Gate Charge Test Circuit






Fig 18. Basic Gate Charge Waveform



**Fig 19.** Typical Avalanche Current Vs.Pulsewidth



**Fig 20.** Maximum Avalanche Energy Vs. Temperature

**Notes on Repetitive Avalanche Curves , Figures 15, 16:  
(For further info, see AN-1005 at www.irf.com)**

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5.  $BV$  = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 15, 16).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)

$$P_{D(ave)} = 1/2 ( 1.3 \cdot BV \cdot I_{av} ) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$






Fig 21. Typical Output Characteristics




Fig 22. Typical Output Characteristics




Fig 23. Typical Transfer Characteristics







Fig 24. Normalized On-Resistance Vs. Temperature




**Fig 25.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 26.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 27.** Typical Source-Drain Diode Forward Voltage




**Fig 28.** Maximum Safe Operating Area




**Fig 29.** Maximum Drain Current Vs. Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 30.** Typical Effective Transient Thermal Impedance, Junction-to-Ambient




**Fig 31.** Typical On-Resistance Vs. Gate Voltage



**Fig 32.** Typical On-Resistance Vs. Drain Current



**Fig 33.** Typical Threshold Voltage Vs. Junction Temperature



**Fig 34.** Typical Power Vs. Time




Fig 35a. Maximum Avalanche Energy Vs. Drain Current




Fig 35c. Unclamped Inductive Test Circuit




Fig 35d. Unclamped Inductive Waveforms




Fig 36. Gate Charge Test Circuit






Fig 37. Basic Gate Charge Waveform



**Fig 38.** Typical Avalanche Current Vs.Pulsewidth



**Fig 39.** Maximum Avalanche Energy Vs. Temperature

**Notes on Repetitive Avalanche Curves , Figures 15, 16:  
(For further info, see AN-1005 at www.irf.com)**


1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5.  $BV$  = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 15, 16).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)

$$P_{D(ave)} = 1/2 ( 1.3 \cdot BV \cdot I_{av} ) = \Delta T / Z_{thJC}$$



$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$

### SO-8 Package Details




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
c	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
E	.1497	.1574	3.80	4.00
e	.050 BASIC		1.27 BASIC	
e1	.025 BASIC		0.635 BASIC	
H	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
y	0°	8°	0°	8°




- NOTES:
1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
  2. CONTROLLING DIMENSION: MILLIMETER
  3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
  4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA
  - ⑤ DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [0.006].
  - ⑥ DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [0.010].
  - ⑦ DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.

#### FOOTPRINT



### SO-8 Part Marking


EXAMPLE: THIS IS AN IRF7101 (MOSFET)



# IRF7350


International  
**IR** Rectifier

## SO-8 Tape and Reel



NOTES:

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Industrial market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 08/01  
[www.irf.com](http://www.irf.com)