

## N-Channel Synchronous MOSFETs with Break-Before-Make

### FEATURES

- 0- to 30-V Operation
- Driver Impedance— $3\ \Omega$
- Undervoltage Lockout
- Fast Switching Times
- 30-V MOSFETs

- High Side:  $0.0375\ \Omega @ V_{DD} = 4.5\ V$
- Low Side:  $0.029\ \Omega @ V_{DD} = 4.5\ V$
- Switching Frequency: 250 kHz to 1 MHz
- Integrated Schottky




Pb-free  
Available

### DESCRIPTION

The Si4724CY n-channel synchronous MOSFET with break-before-make (BBM) is a high speed driver designed to operate in high frequency dc-dc switchmode power supplies. It's purpose is to simplify the use of n-channel MOSFETs in high frequency buck regulators. This device is designed to be used with any single output PWM IC or ASIC to produce a

highly efficient low cost synchronous rectifier converter. A synchronous enable pin (disable = low, enable = high) controls the synchronous function for light load conditions. The Si4724CY is packaged in Vishay Siliconix's high performance LITTLE FOOT® SO-16 package.

### FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)				
Parameter		Symbol	Steady State	Unit
Logic Supply		$V_{DD}$	7	V
Logic Inputs		$V_{IN}$	-0.7 to $V_{DD} + 0.3$	
Drain Voltage		$V_{D1}$	30	
Bootstrap Voltage		$V_{BOOT}$	$V_{S1} + 7$	
Synchronous Pin Voltage		$V_{SYNC}$	-0.7 to $V_{DD} + 0.3$	
Continuous Drain Current	$T_A = 25^\circ\text{C}$	$I_{D1}$	5.1	A
	$T_A = 70^\circ\text{C}$		4.09	
	$T_A = 25^\circ\text{C}$	$I_{D2}$	6.5	
	$T_A = 70^\circ\text{C}$		5.2	
Maximum Power Dissipation <sup>a</sup>		$P_D$	1.2	W
Operating Junction and Storage Temperature Range	Driver	$T_J, T_{stg}$	-65 to 125	°C
	MOSFETs		-65 to 150	

## Notes

a. Surface mounted on 1" x 1" FR4 board, full copper two sides.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS				
Parameter		Symbol	Steady State	Unit
Drain Voltage		$V_{D1}$	0 to 30	V
Logic Supply		$V_{DD}$	4.5 to 5.5	
Input Logic High Voltage		$V_{IH}$	$0.7 \times V_{DD}$ to $V_{DD}$	
Input Logic Low Voltage		$V_{IL}$	$-0.3$ to $0.3 \times V_{DD}$	
Bootstrap Capacitor		$C_{BOOT}$	100 n to 1 $\mu$	F
Ambient Temperature		$T_A$	-40 to 85	°C

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Highside Junction-to-Ambient <sup>a</sup>		Steady State	$R_{thJA1}$	85	105	°C/W
Lowside Junction-to-Ambient <sup>a</sup>			$R_{thJA2}$	68	85	
Highside Junction-to-Foot (Drain) <sup>b</sup>			$R_{thJF1}$	28	35	
Lowside Junction-to-Foot (Drain) <sup>b</sup>			$R_{thJF2}$	19	24	

## Notes

a. Surface Mounted on 1" x 1" FR4 Board.

b. Junction-to-foot thermal impedance represents the effective thermal impedance of all heat carrying leads in parallel and is intended for use in conjunction with the thermal impedance of the PC board pads to ambient ( $R_{thJA} = R_{thJF} + R_{thPCB-A}$ ). It can also be used to estimate chip temperature if power dissipation and the lead temperature of a heat carrying (drain) lead is known.



SPECIFICATIONS						
Parameter	Symbol	Test Conditions Unless Specified $T_A = 25^\circ\text{C}$ $4.5\text{ V} < V_{DD} < 5.5\text{ V}, 4.5\text{ V} < V_{D1} < 30\text{ V}$	Limits			Unit
			Min	Typ	Max	
<b>Power Supplies</b>						
Logic Voltage	$V_{DD}$		4.5		5.5	V
Logic Current	$I_{DD(EN)}$	$V_{DD} = 4.5\text{ V}, V_{IN} = 4.5\text{ V}$		280	500	$\mu\text{A}$
	$I_{DD(DIS)}$	$V_{DD} = 4.5\text{ V}, V_{IN} = 0\text{ V}$		220	500	
<b>Logic Input</b>						
Logic Input Voltage ( $V_{IN}$ )	High	$V_{IH}$	$V_{DD} = 4.5\text{ V}$ $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$			V
	Low	$V_{IL}$	3.15	2.3	0.8	
<b>Protection</b>						
Break-Before-Make Reference	$V_{BBM}$	$V_{DD} = 5.5\text{ V}$		2.4		V
Undervoltage Lockout	$V_{UVLO}$	$\text{SYNC} = 4.5\text{ V}$	3.75	4	4.25	
Undervoltage Lockout Hysteresis	$V_H$			0.4		
<b>MOSFET Drivers</b>						
Driver Impedance	$R_{DR1}$	$V_{DD} = 4.5\text{ V}$	Driver 1		3	$\Omega$
	$R_{DR2}$		Driver 2		2	
<b>MOSFETs</b>						
Drain-Source Voltage	$V_{DS}$	$I_D = 250\ \mu\text{A}$	30			V
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(on)1}$	$V_{DD} = 4.5\text{ V}, I_D = 5\text{ A}$ $T_A = 25^\circ\text{C}$	Q1	30	37.5	$\text{m}\Omega$
	$r_{DS(on)2}$		Q2	24	29	
Diode Forward Voltage <sup>a</sup>	$V_{SD1}$	$I_S = 2\text{ A}, V_{GS} = 0\text{ V}$	Q1	0.7	1.1	V
	$V_{SD2}$		Q2	0.7	1.1	
<b>Dynamic<sup>b</sup> (Unless Specified—<math>F_s = 250\text{ kHz}, V_{IN} = 12\text{ V}, V_{DD} = 5\text{ V}, I = 5\text{ A}</math>, Refer to Switching Test Setup)</b>						
Turn-Off Delay	$t_{d(off)1}$	See Timing Diagram	$V_{IN}$ to $G_1$	28	56	ns
	$t_{d(off)2}$		$V_{IN}$ to $G_2$	17	40	
$\Delta t$	$\Delta t_{1-2}$		$G_1$ to $G_2$	16	32	
	$\Delta t_{2-1}$		$G_2$ to $G_1$	38	80	
Source-Drain Reverse Recovery Time— $Q_2$	$t_{frr}$	$I_F = 2.7\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		50	80	

Notes

- a. Pulse test: pulse width  $\leq 300\ \mu\text{s}$ ; duty cycle  $\leq 2\%$ .  
 b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

SCHOTTKY SPECIFICATIONS ( $T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Forward Voltage Drop	$V_F$	$I_F = 1.0\text{ A}$		0.47	0.50	V
		$I_F = 1.0\text{ A}, T_J = 125^\circ\text{C}$		0.36	0.42	
Maximum Reverse Leakage Current	$I_{rm}$	$V_r = 30\text{ V}$		0.004	0.100	mA
		$V_r = 30\text{ V}, T_J = 100^\circ\text{C}$		0.7	10	
		$V_r = -30\text{ V}, T_J = 125^\circ\text{C}$		3.0	20	
Junction Capacitance	$C_T$	$V_r = 10\text{ V}$		50		pF

## APPLICATION CIRCUIT





FIGURE 1.

## PIN CONFIGURATION



Ordering Information: Si4724CY-T1  
Si4724CY-T1—E3 (Lead (Pb)-Free)

### TRUTH TABLE

Sync EN	IN	Q <sub>1</sub>	Q <sub>2</sub>
H	H	ON	OFF
H	L	OFF	ON
L	H	ON	OFF
L	L	OFF	OFF

### PIN DESCRIPTION

Pin Number	Symbol	Description
1, 2	D <sub>1</sub>	Highside MOSFET Drain
3	GND	Ground
4	IN	Input Logic Signal
5	SYNC EN	Synchronous Enable
6, 7, 8	S <sub>2</sub>	Lowside MOSFET Source
9, 10, 11, 12	D <sub>2</sub>	Lowside MOSFET Drain
13	V <sub>DD</sub>	Logic Supply, decoupling to GND with a cap is strongly recommended.
14	C <sub>BOOT</sub>	Bootstrap Capacitor For Upper MOSFET
15, 16	S <sub>1</sub>	Highside MOSFET Source

**TIMING DIAGRAM**




FIGURE 2.  $\Delta t_{1-2}$

FIGURE 3.  $\Delta t_{2-1}$

**SWITCHING TEST SETUP**











FIGURE 4.

**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**




**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**


Single Pulse Power, Junction-to-Foot ( $Q_1$ )




Single Pulse Power, Junction-to-Ambient ( $Q_1$ )




Single Pulse Power, Junction-to-Foot ( $Q_2$ )






Single Pulse Power, Junction-to-Ambient ( $Q_2$ )



Normalized Thermal Transient Impedance, Junction-to-Ambient ( $Q_1$ )



**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?71863>.





## Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.