

N-Channel Synchronous MOSFETs with Break-Before-Make

FEATURES

- 0- to 30-V Operation
- Driver Impedance— $3\ \Omega$
- Undervoltage Lockout
- Fast Switching Times
- 30-V MOSFETs



- High Side: $0.0375\ \Omega$ @ $V_{DD} = 4.5\ V$
- Low Side: $0.029\ \Omega$ @ $V_{DD} = 4.5\ V$
- Switching Frequency: 250 kHz to 1 MHz
- Integrated Schottky


Pb-free
Available

DESCRIPTION

The Si4724CY n-channel synchronous MOSFET with break-before-make (BBM) is a high speed driver designed to operate in high frequency dc-dc switchmode power supplies. Its purpose is to simplify the use of n-channel MOSFETs in high frequency buck regulators. This device is designed to be used with any single output PWM IC or ASIC to produce a

highly efficient low cost synchronous rectifier converter. A synchronous enable pin (disable = low, enable = high) controls the synchronous function for light load conditions. The Si4724CY is packaged in Vishay Siliconix's high performance LITTLE FOOT® SO-16 package.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)			
Parameter	Symbol	Steady State	Unit
Logic Supply	V_{DD}	7	V
Logic Inputs	V_{IN}	-0.7 to $V_{DD} + 0.3$	
Drain Voltage	V_{D1}	30	
Bootstrap Voltage	V_{BOOT}	$V_{S1} + 7$	
Synchronous Pin Voltage	V_{SYNC}	-0.7 to $V_{DD} + 0.3$	
Continuous Drain Current	I_{D1}	5.1	A
		4.09	
	I_{D2}	6.5	
		5.2	
Maximum Power Dissipation ^a	P_D	1.2	W
Operating Junction and Storage Temperature Range	Driver	-65 to 125	°C
	MOSFETs	-65 to 150	

Notes

a. Surface mounted on 1" x1" FR4 board, full copper two sides.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS			
Parameter	Symbol	Steady State	Unit
Drain Voltage	V_{D1}	0 to 30	V
Logic Supply	V_{DD}	4.5 to 5.5	
Input Logic High Voltage	V_{IH}	$0.7 \times V_{DD}$ to V_{DD}	
Input Logic Low Voltage	V_{IL}	-0.3 to 0.3 $\times V_{DD}$	
Bootstrap Capacitor	C_{BOOT}	100 n to 1 μ	F
Ambient Temperature	T_A	-40 to 85	°C

THERMAL RESISTANCE RATINGS					
Parameter	Symbol	Typical	Maximum	Unit	
Highside Junction-to-Ambient ^a	R_{thJA}	85	105	°C/W	
Lowside Junction-to-Ambient ^a		68	85		
Highside Junction-to-Foot (Drain) ^b		28	35		
Lowside Junction-to-Foot (Drain) ^b		19	24		

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Junction-to-foot thermal impedance represents the effective thermal impedance of all heat carrying leads in parallel and is intended for use in conjunction with the thermal impedance of the PC board pads to ambient ($R_{thJA} = R_{thJF} + R_{thPCB-A}$). It can also be used to estimate chip temperature if power dissipation and the lead temperature of a heat carrying (drain) lead is known.



Si4724CY

Vishay Siliconix

SPECIFICATIONS

Parameter	Symbol	Test Conditions Unless Specified		Limits			Unit
		T _A = 25°C 4.5 V < V _{DD} < 5.5 V, 4.5 V < V _{D1} < 30 V		Min	Typ	Max	
Power Supplies							
Logic Voltage	V _{DD}			4.5		5.5	V
Logic Current	I _{DD(EN)}	V _{DD} = 4.5 V, V _{IN} = 4.5 V			280	500	μA
	I _{DD(DIS)}	V _{DD} = 4.5 V, V _{IN} = 0 V			220	500	
Logic Input							
Logic Input Voltage (V _{IN})	High	V _{IH}	V _{DD} = 4.5 V -40°C ≤ T _A ≤ 85°C	3.15	2.3		V
	Low	V _{IL}		-0.3	2.25	0.8	
Protection							
Break-Before-Make Reference	V _{BBM}	V _{DD} = 5.5 V			2.4		V
Undervoltage Lockout	V _{UVLO}	SYNC = 4.5 V		3.75	4	4.25	
Undervoltage Lockout Hysteresis	V _H				0.4		
MOSFET Drivers							
Driver Impedance	R _{DR1}	V _{DD} = 4.5 V	Driver 1		3		Ω
	R _{DR2}		Driver 2		2		
MOSFETs							
Drain-Source Voltage	V _{DS}	I _D = 250 μA		30			V
Drain-Source On-State Resistance ^a	r _{DS(on)1}	V _{DD} = 4.5 V, I _D = 5 A T _A = 25°C	Q1		30	37.5	mΩ
	r _{DS(on)2}		Q2		24	29	
Diode Forward Voltage ^a	V _{SD1}	I _S = 2 A, V _{GS} = 0 V	Q1		0.7	1.1	V
	V _{SD2}		Q2		0.7	1.1	
Dynamic^b (Unless Specified—F_s = 250 kHz, V_{IN} = 12 V, V_{DD} = 5 V, I_D = 5 A, Refer to Switching Test Setup)							
Turn-Off Delay	t _{d(off)1}	See Timing Diagram	V _{IN} to G ₁		28	56	ns
	t _{d(off)2}		V _{IN} to G ₂		17	40	
Δt	Δt ₁₋₂		G ₁ to G ₂		16	32	
	Δt ₂₋₁		G ₂ to G ₁		38	80	
Source-Drain Reverse Recovery Time—Q ₂	t _{fr}	I _F 2.7 A, di/dt = 100 A/μs			50	80	

Notes

- a. Pulse test: pulse width ≤ 300 μs; duty cycle ≤ 2%.
- b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

SCHOTTKY SPECIFICATIONS (T_J = 25°C UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Forward Voltage Drop	V _F	I _F = 1.0 A		0.47	0.50	V
		I _F = 1.0 A, T _J = 125°C		0.36	0.42	
Maximum Reverse Leakage Current	I _{rm}	V _r = 30 V		0.004	0.100	mA
		V _r = 30 V, T _J = 100°C		0.7	10	
		V _r = -30 V, T _J = 125°C		3.0	20	
Junction Capacitance	C _T	V _r = 10 V		50		pF

APPLICATION CIRCUIT





FIGURE 1.




PIN CONFIGURATION









Ordering Information: Si4724CY-T1
Si4724CY-T1—E3 (Lead (Pb)-Free)






TRUTH TABLE			
Sync EN	IN	Q ₁	Q ₂
H	H	ON	OFF
H	L	OFF	ON
L	H	ON	OFF
L	L	OFF	OFF

Pin Number	Symbol	Description
1, 2	D ₁	Highside MOSFET Drain
3	GND	Ground
4	IN	Input Logic Signal
5	SYNC EN	Synchronous Enable
6, 7, 8	S ₂	Lowside MOSFET Source
9, 10, 11, 12	D ₂	Lowside MOSFET Drain
13	V _{DD}	Logic Supply, decoupling to GND with a cap is strongly recommended.
14	C _{BOOT}	Bootstrap Capacitor For Upper MOSFET
15, 16	S ₁	Highside MOSFET Source


TIMING DIAGRAM

FIGURE 2. Δt_{1-2}

FIGURE 3. Δt_{2-1}
SWITCHING TEST SETUP

FIGURE 4.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
Single Pulse Power, Junction-to-Foot (Q₁)

Single Pulse Power, Junction-to-Ambient (Q₁)

Single Pulse Power, Junction-to-Foot (Q₂)

Single Pulse Power, Junction-to-Ambient (Q₂)

Normalized Thermal Transient Impedance, Junction-to-Ambient (Q₁)


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?71863>.



Legal Disclaimer Notice

Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.