NE555
SA555 - SE555

General purpose single bipolar timers

Features

- Low turn off time
- Maximum operating frequency greater than 500kHz
- Timing from microseconds to hours
- Operates in both astable and monostable modes
- High output current can source or sink 200mA
- Adjustable duty cycle
- TTL compatible
- Temperature stability of 0.005% per °C

Description

The NE555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor.

The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA.



N
DIP8
(Plastic package)

D
SO8
(Plastic micropackage)

Pin connections
(top view)



1 - GND
2 - Trigger
3 - Output
4 - Reset
5 - Control voltage
6 - Threshold
7 - Discharge
8 - V_{CC}

Contents

1 Schematic diagrams

Figure 1. Block diagram



Figure 2. Schematic diagram



2 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	18	V
T_j	Junction temperature	150	°C
T_{stg}	Storage temperature range	-65 to 150	°C

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage NE555 SA555 SE555	 4.5 to 16 4.5 to 16 4.5 to 18	V
V_{th}, V_{trig}, V_{cl}, V_{reset}	Maximum input voltage	V_{CC}	V
T_{oper}	Operating free air temperature range NE555 SA555 SE555	 0 to 70 -40 to 105 -55 to 125	°C

3 Electrical characteristics

Table 3. T_{amb} = +25°C, V_{CC} = +5V to +15V (unless otherwise specified)

Symbol	Parameter	SE555			NE555 - SA555			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I_{CC}	Supply current (R_L = ∞) Low stage V_{CC} = +5V V_{CC} = +15V High state V_{CC} = 5V		 3 10 2	 5 12		 3 10 2	 6 15	mA
	Timing error (monostable) (R_A = 2k to 100kΩ, C = 0.1µF) Initial accuracy (1) Drift with temperature Drift with supply voltage		 0.5 30 0.05	 2 100 0.2		 1 50 0.1	 3 0.5	 % ppm/°C %/V
	Timing error (astable) (R_A, R_B = 1kΩ to 100kΩ, C = 0.1µF, V_{CC} = +15V) Initial accuracy - (1) Drift with temperature Drift with supply voltage		 1.5 90 0.15			 2.25 150 0.3		 % ppm/°C %/V
V_{CL}	Control voltage level V_{CC} = +15V V_{CC} = +5V	 9.6 2.9	 10 3.33	 10.4 3.8	 9 2.6	 10 3.33	 11 4	V
V_{th}	Threshold voltage V_{CC} = +15V V_{CC} = +5V	 9.4 2.7	 10 3.33	 10.6 4	 8.8 2.4	 10 3.33	 11.2 4.2	V
I_{th}	Threshold current (2)		0.1	0.25		0.1	0.25	µA
V_{trig}	Trigger voltage V_{CC} = +15V V_{CC} = +5V	 4.8 1.45	 5 1.67	 5.2 1.9	 4.5 1.1	 5 1.67	 5.6 2.2	V
I_{trig}	Trigger current (V_{trig} = 0V)		0.5	0.9		0.5	2.0	µA
V_{reset}	Reset voltage (3)	0.4	0.7	1	0.4	0.7	1	V
I_{reset}	Reset current V_{reset} = +0.4V V_{reset} = 0V		 0.1 0.4	 0.4 1		 0.1 0.4	 0.4 1.5	mA
V_{OL}	Low level output voltage V_{CC} = +15V $I_{O(sink)}$ = 10mA $I_{O(sink)}$ = 50mA $I_{O(sink)}$ = 100mA $I_{O(sink)}$ = 200mA V_{CC} = +5V $I_{O(sink)}$ = 8mA $I_{O(sink)}$ = 5mA		 0.1 0.4 2 2.5 0.1 0.05	 0.15 0.5 2.2 0.25 0.2		 0.1 0.4 2 2.5 0.3 0.25	 0.25 0.75 2.5 0.4 0.35	V
V_{OH}	High level output voltage V_{CC} = +15V $I_{O(sink)}$ = 200mA $I_{O(sink)}$ = 100mA V_{CC} = +5V $I_{O(sink)}$ = 100mA	 13 3	 12.5 13.3 3.3		 12.75 2.75	 12.5 13.3 3.3		V

Table 3. T_{amb} = +25°C, V_{CC} = +5V to +15V (unless otherwise specified)

Symbol	Parameter	SE555			NE555 - SA555			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{dis(off)}$	Discharge pin leakage current (output high) V_{dis} = 10V		20	100		20	100	nA
$V_{dis(sat)}$	Discharge pin saturation voltage (output low) (4) V_{CC} = +15V, I_{dis} = 15mA V_{CC} = +5V, I_{dis} = 4.5mA		 180 80	 480 200		 180 80	 480 200	mV
t_r t_f	Output rise time Output fall time		100 100	200 200		100 100	300 300	ns
t_{off}	Turn off time (5) (V_{reset} = V_{CC})		0.5			0.5		µs

1. Tested at V_{CC} = +5V and V_{CC} = +15V.
2. This will determine the maximum value of $R_A + R_B$ for 15V operation. The maximum total ($R_A + R_B$) is 20MΩ for 15V operation and 3.5MΩ for +5V operation.
3. Specified with trigger input high.
4. No protection against excessive pin 7 current is necessary, providing the package dissipation rating is not exceeded.
5. Time measured from a positive pulse (from 0V to 0.8xV_{CC}) on the Threshold pin to the transition from high to low on the Output pin. Trigger is tied to Threshold.

Figure 3. Minimum pulse width required for triggering



Figure 4. Supply current versus supply voltage



Figure 5. Delay time versus temperature



Figure 6. Low output voltage versus output sink current



Figure 7. Low output voltage versus output sink current



Figure 8. Low output voltage versus output sink current



Figure 9. High output voltage drop versus output



Figure 10. Delay time versus supply voltage



Figure 11. Propagation delay versus voltage level of trigger value



4 Application information

4.1 Monostable operation

In the monostable mode, the timer generates a single pulse. As shown in *Figure 12*, the external capacitor is initially held discharged by a transistor inside the timer.

Figure 12. Typical schematics in monostable operation



The circuit triggers on a negative-going input signal when the level reaches 1/3 V_{CC}. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1\ R_1C_1$ and is easily determined by *Figure 14*.

Note that because the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the reset terminal (pin 4) and the trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short-circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $t = R_1C_1$. When the voltage across the capacitor equals 2/3 V_{CC}, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state.

Figure 13 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possibility of unwanted triggering.

Figure 13. Waveforms in monostable operation



Figure 14. Pulse duration versus R1C1



4.2 Astable operation

When the circuit is connected as shown in *Figure 15* (pin 2 and 6 connected) it triggers itself and free runs as a multi-vibrator. The external capacitor charges through R_1 and R_2 and discharges through R_2 only. Thus the duty cycle can be set accurately by adjusting the ratio of these two resistors.

In the astable mode of operation, C_1 charges and discharges between 1/3 V_{CC} and 2/3 V_{CC}. As in the triggered mode, the charge and discharge times and, therefore, frequency are independent of the supply voltage.

Figure 15. Typical schematics in astable operation



Figure 16 shows the actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

$t1 = 0.693\ (R_1 + R_2)\ C_1$

and the discharge time (output LOW) by:

$t2 = 0.693\ (R_2)\ C_1$

Thus the total period T is given by:

$T = t1 + t2 = 0.693\ (R1 + 2R2)\ C1$

The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R1 + 2R2)C1}$$

It can easily be found from *Figure 17*.

The duty cycle is given by:

$$D = \frac{R2}{R1 + 2R2}$$

Figure 16. Waveforms in astable operation



R1 = R2 = 4.8kΩ, C1= 0.1µF, R_L = 1kΩ

Figure 17. Free running frequency versus R_1, R_2 and C_1



4.3 Pulse width modulator

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. *Figure 18* shows the circuit.

Figure 18. Pulse width modulator



4.4 Linear ramp

When the pull-up resistor, R_A, in the monostable circuit is replaced by a constant current source, a linear ramp is generated. *Figure 19* shows a circuit configuration that will perform this function.

Figure 19. Linear ramp



Figure 20 shows the waveforms generator by the linear ramp.

The time interval is given by:

$$T = \frac{(2/3\ Vcc\ RE\ (R1+R2)\ C}{R1\ Vcc - VBE\ (R1+R2)} \quad VBE = 0.6V$$

Figure 20. Linear ramp



V_{CC} = 5V
Time:
20µs/DIV
R_1 + 47kΩ
R_2 = 100kΩ
R_E = 2.7kΩ
C = 0.01µF

Top trace: input 3V/DIV
Middle trace: output 5V/DIV
Bottom trace: output 5V/DIV
Bottom trace: capacitor voltage 1V/DIV

4.5 50% duty cycle oscillator

For a 50% duty cycle, the resistors R_A and R_E can be connected as in figure 19. The time period for the output high is the same as for astable operation (see *Section 4.2 on page 10*):

$$t1 = 0.693\ R_A\ C$$

For the output low it is

$$t_2 = [(R.\ RB)/(RA+RB)].C.Ln\left[\frac{RB - 2RA}{2RB - RA}\right]$$

Thus the frequency of oscillation is:

$$f = \frac{1}{t1 + t2}$$

Figure 21. 50% duty cycle oscillator



Note that this circuit will not oscillate if R_B is greater than 1/2 R_A because the junction of R_A and R_B cannot bring pin 2 down to 1/3 V_{CC} and trigger the lower comparator.

4.6 Additional information

Adequate power supply by passing is necessary to protect associated circuitry. The minimum recommended is 0.1µF in parallel with 1µF electrolytic.

5 Package information

In order to meet environmental requirements, STMicroelectronics offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an STMicroelectronics trademark. ECOPACK specifications are available at: www.st.com.

Figure 22. DIP8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			5.33			0.210
A1	0.38			0.015		
A2	2.92	3.30	4.95	0.115	0.130	0.195
b	0.36	0.46	0.56	0.014	0.018	0.022
b2	1.14	1.52	1.78	0.045	0.060	0.070
c	0.20	0.25	0.36	0.008	0.010	0.014
D	9.02	9.27	10.16	0.355	0.365	0.400
E	7.62	7.87	8.26	0.300	0.310	0.325
E1	6.10	6.35	7.11	0.240	0.250	0.280
e		2.54			0.100	
eA		7.62			0.300	
eB			10.92			0.430
L	2.92	3.30	3.81	0.115	0.130	0.150



Figure 23. SO8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.069
A1	0.10		0.25	0.004		0.010
A2	1.25			0.049		
b	0.28		0.48	0.011		0.019
c	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
H	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
k	1°		8°	1°		8°
ccc			0.10			0.004



6 Ordering information

Table 4. Order codes

Part number	Temperature range	Package	Packing	Marking
NE555N	0°C, +70°C	DIP8	Tube	NE555N
NE555D/DT		SO8	Tube or tape & reel	NE555
SA555N	-40°C, +105°C	DIP8	Tube	SA555N
SA555D/DT		SO8	Tube or tape & reel	SA555
SE555N	-55°C, + 125°C	DIP8	Tube	SE555N
SE555D/DT		SO8	Tube or tape & reel	SE555

7 Revision history

Date	Revision	Changes
1-Jun-2003	1	Initial release.
2004-2006	2-3	Internal revisions
15-Mar-2007	4	Expanded order code table. Template update.