



National Semiconductor

February 1988

# MM54C941/MM74C941 Octal Buffers/Line Receivers/ Line Drivers with TRI-STATE® Outputs


## General Description

These octal buffers and line drivers are monolithic complementary MOS (CMOS) integrated circuits with TRI-STATE outputs. These outputs have been specially designed to drive highly capacitive loads such as bus-oriented systems. These devices have a fan-out of 6 low power Schottky loads. When  $V_{CC} = 5V$ , inputs can accept true TTL high and low logic levels.

## Features

- Wide supply voltage range (3V to 15V)
- Low power consumption
- TTL compatibility (Improved on the inputs)
- High capacitive load
- TRI-STATE outputs
- Input protection
- 20-pin dual-in-line package
- High output drive


## Connection and Logic Diagrams



TL/F/5923-1

Top View

Order Number MM54C941 or MM74C941



TL/F/5923-2

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

©1995 National Semiconductor Corporation TL/F/5923

RRD-B30M105/Printed in U. S. A.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin 0.3V to V<sub>CC</sub> + 0.3V

Operating Temperature Range (T<sub>A</sub>)

MM54C941 -55°C to +125°C

MM74C941 -40°C to +85°C

Storage Temperature Range (T<sub>S</sub>) -65°C to +150°C

Power Dissipation (P<sub>D</sub>)

Dual-In-Line 700 mW

Small Outline 500 mW

Operating V<sub>CC</sub> Range 3V to 15V

V<sub>CC</sub> 18V

Lead Temperature (T<sub>L</sub>) 260°C

(Soldering, 10 seconds)

## DC Electrical Characteristics

Min/Max limits apply across temperature range, unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
--------	-----------	------------	-----	-----	-----	-------

### CMOS TO CMOS

V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	2.5 8.0			V V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V			0.8 2.0	V V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	V <sub>CC</sub> = 5.0V, I <sub>O</sub> = -10μA V <sub>CC</sub> = 10V, I <sub>O</sub> = -10μA	4.5 9.0			V V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V <sub>CC</sub> = 5.0V, I <sub>O</sub> = 10 μA V <sub>CC</sub> = 10V, I <sub>O</sub> = 10 μA			0.5 1.0	V V
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	μA
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 0V	-1.0	-0.005		μA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 15V		0.05	300	μA
I <sub>OZ</sub>	TRI-STATE Leakage	V <sub>CC</sub> = 15V, V <sub>OUT</sub> = 0V or 15V			±10	μA

### CMOS/TTL INTERFACE

V <sub>IN(1)</sub>	Logical "1" Input Voltage	54C, V <sub>CC</sub> = 4.5V 74C, V <sub>CC</sub> = 4.75V	V <sub>CC</sub> -2.5 V <sub>CC</sub> -2.5			V V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	54C, V <sub>CC</sub> = 4.5V 74C, V <sub>CC</sub> = 4.75V			0.8 0.8	V V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	54C, V <sub>CC</sub> = 4.5V, I <sub>O</sub> = -450 μA 74C, V <sub>CC</sub> = 4.75V, I <sub>O</sub> = -450 μA 54C, V <sub>CC</sub> = 4.5V, I <sub>O</sub> = -2.2 mA 74C, V <sub>CC</sub> = 4.75V, I <sub>O</sub> = -2.2 mA	V <sub>CC</sub> -0.4 V <sub>CC</sub> -0.4 2.4 2.4			V V V V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	54C, V <sub>CC</sub> = 4.5V, I <sub>O</sub> = 2.2 mA 74C, V <sub>CC</sub> = 4.75V, I <sub>O</sub> = 2.2 mA			0.4 0.4	V V

### OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)

I <sub>SOURCE</sub>	Output Source Current (P-Channel)	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 0V T <sub>A</sub> = 25°C	-14.0	-30.0		mA
I <sub>SOURCE</sub>	Output Source Current (P-Channel)	V <sub>CC</sub> = 10V, V <sub>OUT</sub> = 0V T <sub>A</sub> = 25°C	-36.0	-70.0		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = V <sub>CC</sub> T <sub>A</sub> = 25°C	12.0	20.0		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	V <sub>CC</sub> = 10V, V <sub>OUT</sub> = V <sub>CC</sub> T <sub>A</sub> = 25°C	48.0	70		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

## AC Electrical Characteristics\*

$T_A = 25^\circ\text{C}$ ,  $C_L = 50 \text{ pF}$ , unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{pd1}, t_{pd0}$	Propagation Delay (Data IN to OUT)	$V_{CC} = 5.0\text{V}$ , $C_L = 50 \text{ pF}$ $V_{CC} = 10\text{V}$ , $C_L = 50 \text{ pF}$ $V_{CC} = 5.0\text{V}$ , $C_L = 150 \text{ pF}$ $V_{CC} = 10\text{V}$ , $C_L = 150 \text{ pF}$		70 35 90 45	140 70 160 90	ns ns ns ns
$t_{IH}, t_{OH}$	Propagation Delay Output Disable to Logic Level (from High Impedance State) (from a Logic Level)	$R_L = 1 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$ $V_{CC} = 5.0\text{V}$ $V_{CC} = 210\text{V}$		100 55	200 110	ns ns
$t_{H1}, t_{H0}$	Propagation Delay Output Disable to Logic Level (from High Impedance State)	$R_L = 1 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$ $V_{CC} = 5.0\text{V}$ $V_{CC} = 10\text{V}$		100 55	200 110	ns ns
$t_{THL}, t_{TLH}$	Transition Time	$V_{CC} = 5.0\text{V}$ , $C_L = 50 \text{ pF}$ $V_{CC} = 10\text{V}$ , $C_L = 50 \text{ pF}$ $V_{CC} = 5.0\text{V}$ , $C_L = 150 \text{ pF}$ $V_{CC} = 10\text{V}$ , $C_L = 150 \text{ pF}$		50 30 80 50	100 60 160 100	ns ns ns ns
$C_{PD}$	Power Dissipation Capacitance (Output Enabled per Buffer) (Output Disabled per Buffer)	(Note 3)		100 10		pF pF
$C_{IN}$	Input Capacitance (Any Input)	(Note 2) $V_{IN} = 0\text{V}$ , $f = 1 \text{ MHz}$ , $T_A = 25^\circ\text{C}$		10		pF
$C_O$	(Output Capacitance) (Output Disabled)	$V_{IN} = 0\text{V}$ , $f = 1 \text{ MHz}$ , $T_A = 25^\circ\text{C}$		10		pF

\*AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3:  $C_{PD}$  determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note, AN-90.

## Truth Table

OD1	OD2	Input	Output
0	0	0	0
0	0	1	1
0	1	X	Z
1	0	X	Z
1	1	X	Z


1 = High

0 = Low


X = Don't Care

Z = TRI-STATE


## Typical Performance Characteristics




TL/F/5923-3



TL/F/5923-4




TL/F/5923-5







TL/F/5923-6

## Typical Application




TL/F/5923-7


## AC Test Circuits and Switching Time Waveforms



**Note:**  $V_{OH}$  is defined as the DC output high voltage when the device is loaded with a  $1 \text{ k}\Omega$  resistor to ground.




**Note:** Delays measured with input  $t_r, t_f \leq 20 \text{ ns}$ .



**Note:**  $V_{OL}$  is defined as the DC output low voltage when the device is loaded with a  $1 \text{ k}\Omega$  resistor to  $V_{CC}$ .


# MM54C941/MM74C941 Octal Buffers/Line Receivers/Line Drivers with TRI-STATE Outputs

## Physical Dimensions inches (millimeters)



J20A (REV M)

**Ceramic Dual-In-Line Package (J)**  
Order Number MM54C941J or MM74C941J  
NS Package Number J20A



N20A (REV G)

**Molded Dual-In-Line Package (N)**  
Order Number MM54C941N or MM74C941N  
NS Package Number N20A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: (800) 272-9959  
Fax: (800) 737-7018

**National Semiconductor Europe**  
Fax: (+49) 0-180-530 85 86  
Email: cnjwge@tevm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2309  
Fax: 81-043-299-2406

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.