

PRELIMINARY - October 5, 1999

TEL:805-498-2111 FAX:805-498-3804 WEB:http://www.semtech.com

DESCRIPTION

The SC1538 is a dual power supply controller designed to simplify power management on motherboards. It is part of Semtech's Smart LDOTM family of products. The SC1538CS15/18 can provide a 1.818V power supply for the I/O plane and a 1.515V power supply for the GTL+ and AGP planes. The SC1538CS25/25 can provide two 2.525V supplies for clock and memory.

SC1538 features include Enable controls for each linear FET controller and over current protection. Over current protection is provided by feedback to the sense pins. If any output drops below 1V (typical) for greater than 4ms (typical), that output will shut down.

The SC1538 is available in a SO-8 surface mount package.

FEATURES

- Dual power supplies
- 1.515V Supply for GTL+ and AGP planes/1.818V Supply for chipset I/O and memory termination
- Dual 2.525V supplies for clock and memory
- Individual Enable control of each supply
- Over current protection

APPLICATIONS

- Motherboards
- Simple dual power supplies

ORDERING INFORMATION

Part Number ⁽¹⁾	Output Voltages	Package	
SC1538CS15/18	1.515V and 1.818V	SO-8	
SC1538CS25/25	2.525V and 2.525V	SO-8	

Note:

DRV1


(1) Add suffix 'TR' for tape and reel packaging.

ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Maximum	Units	
Input Supply Voltage	VIN	-0.5 to +15	V	
Input Pins		-0.5 to +7	V	
Operating Temperature Range	T _A	0 to +70	ů	
Operating Junction Temperature	TJ	0 to +125	°C	
Storage Temperature Range	T _{STG}	-65 to +150	ů	
Lead Temperature (Soldering) 10 Sec	T _{LEAD}	300	°C	
Thermal Temperature Junction to Ambient	θ_{JA}	130	°C/W	
Thermal Impedance Junction to Case	θ_{JC}	47	°C/W	
ESD Rating	ESD	2	kV	

VIN BandGap REF

BLOCK DIAGRAM



PIN CONFIGURATION



Downloaded from Elcodis.com electronic components distributor

SC1538




PRELIMINARY - October 5, 1999

PIN DESCRIPTION

Pin	Pin Name	Pin Function
1	DRV1	Output of regulator #1. Drives the gate of an N-channel MOSFET to maintain 1.818V/ 2.525V.
2	SNS1	Regulator #1 Sense input. Use as a remote sense to the source of the N-channel MOSFET (Output 1).
3	EN1	Active high enable control with internal pullup. Output of regulator #1 turns off when EN1 is taken low.
4	GND	Ground
5	EN2	Active high enable control with internal pullup. Output of regulator #2 turns off when EN2 is taken low.
6	SNS2	Regulator #2 Sense input. Use as a remote sense to the source of the N-channel MOSFET (Output 2).
7	DRV2	Output of regulator #2. Drives the gate of an N-channel MOSFET to maintain 1.515V/ 2.525V.
8	VIN	+12V Supply.

APPLICATION CIRCUIT



SC1538



PRELIMINARY - October 5, 1999

ELECTRICAL CHARACTERISTICS

SEMTECH

Unless specified, $T_A = 25^{\circ}$ C. Values in **bold** apply over full operating temperature range.

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
VIN						
Supply Voltage	VIN		11.28	12.00	12.72	V
Quiescent Current	Ι _Q	Both EN High		2	3	mA
					4	
		One or both EN Low		1.5	2.0	mA
					2.5	
Undervoltage Lockout						
Start Threshold	UVLO		7	8	9	V
Enable	ι <u></u>		Į		+	
Enable Pin Current	I _{EN}	Input = Low		50	100	μA
					150	
Threshold Voltage	V _{TH}	V _{EN} rising	1.6		2.3	V
Hysteresis	V _{HYST}		100	180	300	mV
Enable Delay Time ⁽¹⁾	t _{D(ON)}	$EN = Low to High, measured from EN = V_{TH} to 10% DRV$		500		ns
Disable Delay Time ⁽¹⁾	$t_{D(OFF)}$	$EN = High to Low, measured from EN = V_{TH} to 90% DRV$		150		ns
DRV						
Output Current	I _{DRV}		5	10		mA
Output Voltage	V _{DRV}	Full On	9.0	10.5		V
Rise Time ⁽¹⁾	t _r	$EN = Low to High, measured from EN = V_{TH} to 90% DRV$		1.6		ms
Fall Time ⁽¹⁾	t _f			550		ns
Output Voltage Regulation	้า				J.	
Output Voltage ⁽¹⁾	VO	$3.0V \le V_{FET}^{(2)} \le 3.6V, 1mA \le I_O \le 1A$	-1.5%	VO	+1.5%	V
			-2.5%		+2.5%	-
Overcurrent Protection	<u> </u>					
Trip Threshold	V _{oc}		-20%	1.00	+15%	V
Power-up Output Short Circuit Immunity			1	5	60	ms
Output Short Circuit Glitch Immunity			0.5	4	6	ms
Control Section	ı		1		I.	1
Bandwidth		DRV = 9V, THD = 5%, C _L = 600pF		5		MHz


(2) Connected to FET drains.

Downloaded from Elcodis.com electronic components distributor




PRELIMINARY - October 5, 1999

OUTLINE DRAWING - SO-8



LAND PATTERN - SO-8



ECN99-633 - 10-5-99

Downloaded from Elcodis.com electronic components distributor

© 1999 SEMTECH CORP.