

PRELIMINARY - August 27, 1999

TEL:805-498-2111 FAX:805-498-3804 WEB:http://www.semtech.com

DESCRIPTION

The SC1406 is a High Speed, High performance Hysteretic Mode controller. It is part of a two chip solution, with the SC1405 Smart Driver, providing power to advanced micro-processors. It uses a Dynamic Set Point switching technique along with an ultra-fast comparator to provide the control signal to an external high speed Mosfet driver. A 5-bit DAC sets the output voltage, thus providing a voltage resolution of 25mV.

SC1406 has two on-chip linear regulators which drive external PNP transistors with output voltage settings of 1.5V and 2.5Vdc. The linear regulator drivers have a separate soft start. A PWRGD TTL level signal is asserted when all voltages are within specifications. The part features Low Battery Detect and Undervoltage Lock-Out for the main Hysteretic controller to assure V-DC is within acceptable limits. An Over-Current comparator disables the main controller during an overcurrent condition using an externally programmable threshold.

FEATURES

- High Speed Hysteretic controller provides high efficiency over a wide operating load range
- Inherently stable
- Complete power solution with two LDO drivers
- Programmable output voltage for Pentium® II & III Processors


APPLICATIONS

- Laptop and Notebook computers
- High performance Microprocessor based systems
- High efficiency distributed power supplies


ORDERING INFORMATION

DEVICE	PACKAGE	TEMP. (T _J)
SC1406TS	TSSOP-28	0 - 125°C

PIN CONFIGURATION



BLOCK DIAGRAM



PRELIMINARY - August 27, 1999

PIN DESCRIPTION:

Pin	Pin Name	Pin Function
1	HYS	Core comparator hysteresis settling.
2	CLSET	Current limit setting pin.
3	VCOUT	Voltage clamp output.
4	VCIN	Voltage clamp input.
5	VCBYP	Voltage clamp bypass pin.
6	VID4	VID most significant bit input.
7	VID3	VID input
8	VID2	VID input
9	VID1	VID input
10	VID0	VID least significant bit input.
11	BASE25	2.5V Linear regulator drive.
12	FB25	2.5V Linear regulator output feedback.
13	BASE15	1.5V Linear regulator drive.
14	FB15	1.5V Linear regulator output feedback.
15	EN	Enables the IC when high. This is capable of accepting 5.0V signal level.
16	PWRGD	When the main converter output is within +10% of the VID DAC setting, this signal is driven high to VCC level. Internal pull-down 100K.
17	LBIN	Low battery input. This pin is used to set the minimum voltage to the converter. When the input to this pin is less than 1.225V, the converter is held in an Under-Voltage-Lock-Out mode regardless of the status of EN.
18	SSLR	Linear regulators soft start. During power-up, the external soft-start capacitor (1200pF, typ) is charged by an internal 1µA current source to set the ramp up time of the linear regulator outputs, 1.5V and 2.5V. This ramp up time is typically 2ms, 6ms max. This is discharged when BIASEN (internal signal) is low.
19	SSCORE	Main controller output soft start. During power-up, the external Soft-Start capacitor (1800pF, typ) is charged by an internal 1µA current source to set the ramp up time of the main converter output. This ramp up time is typically 3ms, 6ms max. This is discharged when BIASEN is low. Core soft start current tolerance tracks the LDO soft start current to within 10%.
20	CORE	Converter output feedback.
21	DAC	VID digital to analog output.
22	GND	Ground
23	CO	Comparator output. Main regulator controller output. Internal pull-down 100K.
24	VCC	Supply voltage.
25	CMP	Core comparator input pin.
26	CMPREF	Core comparator reference input pin.
27	CL	Current limit input pin.
28	CLREF	Current limit reference input pin.

PRELIMINARY - August 27, 1999

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MAXIMUM	UNITS
VCC Supply Voltage	V_{maxVCC}	7	V
Low Battery Input	LBIN	7	V
Input & Output Pins		$V_{CC} + 0.3$ $GND - 0.3$	V
Enable	EN	7	V
Operating Junction Temperature	T_J	0 to +125	°C
Lead Temperature (Soldering) 10 seconds	T_L	300	°C
Storage Temperature	T_{STG}	-65 to 150	°C

ELECTRICAL CHARACTERISTICS

 Unless specified: $0 < T_A < 100^\circ\text{C}$; $V_{CC} = 3.3\text{V}$ (See Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY, BIAS, UVLO, VDC MONITOR AND POWERGOOD						
Supply (VCC, GND)						
VCC Supply Voltage Range	V_{CCMAX}		3.0	3.3	6.0	V
VCC Quiescent Current	I_{CCQ}	EN is low, $3.0\text{V} \leq V_{CC} \leq 3.6\text{V}$			10	μA
		EN is high and in UVLO			350	
VCC Operating Current	I_{CC}	EN is high		10.0	15	mA
Under Voltage Lock Out Circuit						
Threshold	V_{HCC}				2.95	V
	V_{LCC}		2.7			
Hysteresis	V_{HYSTCC}		20			mV
Enable Input						
Input High	V_{ih}	$3.0 \leq V_{CC} \leq 5\text{V}$	$0.7 \cdot V_{CC}$			V
Input Low	V_{il}				0.8	V
Low Battery Monitor						
Threshold	V_{THDC}		1.175	1.225	1.275	V
Input Bias Current	I_{BDC}	$V_{LB_IN} > V_{THDC}$			± 0.3	μA
		$V_{LB_IN} < V_{THDC}$	0.6	1.0	10.5	
VCORE Power Good Generator						
Input Threshold	V_{HCORE}	$V_{DAC} = 0.9\text{V} - 1.675\text{V}$	$1.08 \cdot V_{CC}$		$1.12 \cdot V_{CC}$	V
	V_{LCORE}		$0.88 \cdot V_{CC}$		$0.92 \cdot V_{CC}$	V
Output Voltage	V_{HPWRGD} (Active Hi)	$I_{PWRGD} = 10\mu\text{A}$ (source), EN is high	$0.95 \cdot V_{CC}$			V
	V_{LPWRGD} (Active low)	$I_{PWRGD} = 10\mu\text{A}$ (sink), EN is high			0.4	V
	V_{PWRGD}	$I_{PWRGD} = 10\mu\text{A}$ (sink), UVLO			0.8	V
	V_{OUT}	During the latency time (50 μs) of any VID code change		Don't care		

Note 1: Specification refers to application circuit (Figure 1.).

Pentium is a registered trademark of Intel Corporation

3

PRELIMINARY - August 27, 1999

ELECTRICAL CHARACTERISTICS (CONT.)

 Unless specified: $-0 < T_A < 100^{\circ}\text{C}$; $V_{CC} = 3.3\text{V}$ (See test circuit)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CORE CONVERTER CONTROLLER						
Core Converter Soft Start Current						
Core Converter Soft Start Current	I_{SSCORE}	Charge (Source) current	0.6	1	1.45	μA
		Discharge (Sink) current	0.30	1		mA
V_{SSCORE} Soft Start Termination Threshold	V_{SSTERM}		1.53	1.70	1.87	V
V_{SSCORE} Discharge Threshold	V_{SSDIS}			150	400	mV
VID DAC						
VID Input Threshold	V_{VID_IH}	$3.0\text{V} < V_{CC} < 3.6\text{V}$	$0.7 * V_{CC}$			V
	V_{VID_IL}				0.8	
VID Input-Pull-up Current, VID (0-4)	I_{VID}	VID (0-4) = 00000...11111	6		40	μA
Output Voltage Accuracy	V_{DAC_ERR}	$I_{DAC} = 0$, VID(0-4) = 00000...11111	-0.85		+0.85	%
Settling Time*	t_{pdVID_DAC}	$C_{DAC} = 1000\text{pF}$ VID is set to change V _{CORE} from 1.30V to 1.45V or 1.45V to 1.30V			35	μs
CORE Comparator (CMP, CMPREF, HYS, CO)						
Input Bias Current	I_{BCMP}	$V_{CMP} = V_{CMPREF} = 1.3\text{V}$			± 2	μA
Input Offset Voltage	V_{CPM-} V_{CPMREF}	$V_{CMPREF} = 1.3\text{V}$		± 1.5	± 3	mV
Hysteresis Setting Current	I_{CMPREF}	$R_{HYS} = \text{open}$			± 2	μA
		$R_{HYS} = 17\text{k}\Omega$	± 89	± 100	± 111	
		$R_{HYS} = 170\text{k}\Omega$	± 8	± 10	± 12.5	
Output Voltage	V_{HCO} CMP < CMPREF	Load Impedance = 100k in parallel with 10pF, $V_{CC} = 3.0\text{V}$	2.5			V
	V_{LCO} CMP > CMPREF	Load Impedance = 100k in parallel with 10pF, $V_{CC} = 3.6\text{V}$			0.4	V
Propagation Delay Time** Measured at device pins, from the trip point to 50% of CO transition.	$T_{pd\text{ CMP-CO}}$	$V_{CMPREF} = 1.3\text{V}$ $\Delta V_{CMP} = +40\text{mV}$ step with +20mV, overdrive $T_A = 25^{\circ}\text{C}$, $T_A = \text{full range}$			20 30	ns
		$V_{CMPREF} = 1.3\text{V}$ $\Delta V_{CMP} = 40\text{mV}$ step with 20mV overdrive, $T_A = 25^{\circ}\text{C}$, $T_A = \text{full range}$			20 30	
Output Rise/Fall Times** Measured between 30% and 70% points of CO transition	T_R	$C_{CO} = 10\text{pF}$ $V_{CC} = 3.0\text{V}$		7	10	ns
	T_F	$R_{CO} = 100\text{K}$		7	10	

PRELIMINARY - August 27, 1999

ELECTRICAL CHARACTERISTICS (CONT.)

 Unless specified: $-0 < T_A < 100^{\circ}\text{C}$; $V_{CC} = 3.3\text{V}$ (See test circuit)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
Current Limit Comparator (CL, CLREF, CLSET)								
Input Bias Current	$\pm I_{CL}$	$V_{CS} = 1.3\text{V}$			5	μA		
Current Limit Setting Current *The Tamky device is required to meet the CL setting current requirements for R_{CLSET} of "17k Ω and 170k Ω or "42.5k Ω and 20k Ω ". Supplier production testing will use the 17k Ω /170k Ω combination or the 42.5k Ω /20k Ω combination.	$ \pm I_{CLREF} $	$R_{CLSET} = \text{open}$	$V_{CLREF} - V_{CL} = 10\text{mV}$			7.5	μA	
			$V_{CLRER} - V_{CL} = -10\text{mV}$			5.0		
	$R_{CLSET} = 17\text{k}\Omega^*$			$V_{CLREF} - V_{CL} = 10\text{mV}$	262.5	300	337.5	μA
				$V_{CLRER} - V_{CL} = -10\text{mV}$	175	200	225	
	$R_{CLSET} = 170\text{k}\Omega^*$			$V_{CLREF} - V_{CL} = 10\text{mV}$	19.5	30	40.5	μA
				$V_{CLRER} - V_{CL} = -10\text{mV}$	13	20	27	
	$R_{CLSET} = 42.5\text{k}\Omega^*$			$V_{CLREF} - V_{CL} = 10\text{mV}$	100.5	120	139.5	μA
				$V_{CLRER} - V_{CL} = -10\text{mV}$	67	80	93	
	$R_{CLSET} = 20\text{k}\Omega^*$			$V_{CLREF} - V_{CL} = 10\text{mV}$	222	255	288	μA
				$V_{CLRER} - V_{CL} = -10\text{mV}$	148	170	192	
Input Offset Voltage	$V_{CL} - V_{CLREF}$	$V_{CLREF} = 1.3\text{V}$		± 4	± 6	mV		
Propagation Delay Time** Measured at the device pins, from the trip point to 50% of CO transition	T_{pd_CL-CO}	$V_{CMPREF} = 1.3\text{V}$, $\Delta V_{CMP} = +50\text{mV}$ step with +20mV overdrive, $T_A = 25^{\circ}\text{C}$, $T_A = \text{full range}$			100	ns		
					150			
			$V_{CMPREF} = 1.3\text{V}$, $\Delta V_{CMP} = -50\text{mV}$ step with -20mV overdrive, $T_A = 25^{\circ}\text{C}$, $T_A = \text{full range}$				100	
		150						

PRELIMINARY - August 27, 1999

ELECTRICAL CHARACTERISTICS (CONT.)

 Unless specified: $-0 < T_A < 100^{\circ}\text{C}$; $V_{CC} = 3.3\text{V}$ (See test circuit)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
LINEAR REGULATOR CONTROLLERS						
1.5V Linear Regulator Controller						
Input Bias Current	I_{LR15}	$V_{FB_{15}} = 1.5\text{V}$			1	mA
Output Voltage $C_{O_{1.5}} = 56\mu\text{F}$, $20\text{m}\Omega$ ESR max or $150\mu\text{F}$, $45\text{m}\Omega$ ESR max Capacitance tolerance = 20%	$V_{O_{1.5}}$, $I_{\text{min}} = 0.1\text{mA}$	$I_O = 500\text{mA}$, pnp BJT with $B_{\text{MIN}} \geq 50$ @ $I_C = 500\text{mA}$	1.47	1.50	1.54	V
Base Drive Output Current	$I_{\text{BASE}_{1.5}}$	@ 25°C	10		120	mA
2.5V Linear Regulator Controller						
Input Bias Current	I_{LR25}	$V_{FB_{25}} = 2.5\text{V}$			1	mA
Output Voltage $C_{O_{2.5}} = 1\mu\text{F}$ ceramic ESR range = $1\text{m}\Omega - 30\text{m}\Omega$ Capacitance tolerance = 20%	$V_{O_{2.5}}$, $I_{\text{min}} = 0\text{A}$ $I_{\text{max}} = 0.1\text{A}$	$I_O = I_{\text{max}}$, pnp BJT with $B_{\text{MIN}} \geq 50$ @ $I_C = 100\text{mA}$	2.45	2.50	2.55	V
Base Drive Output Current	$I_{\text{BASE}_{2.5}}$		3.5		20	mA
Linear Regulator Soft Start (LRSS)						
Linear Reg Soft-Start Current	I_{LRSS}	Charge Current, $V_{\text{LRSS}} = 0\text{V}$	-0.6	-1	-1.4	μA
		Discharge Current, $V_{\text{LRSS}} = 1.50\text{V}$, EN is low or in UVLO	0.3	1	1.45	mA
Enable Threshold	$V_{\text{SSLR}_{\text{EN}}}$			150	400	mV
Soft Start Termination Threshold	$V_{\text{TH}_{\text{LRSS}}}$		1.53	1.70	1.87	V
Voltage Clamp (VCIN, VCOU, VCBYP)						
Input Voltage	$V_{H_{\text{VCIN}}}$		0.95	1.5	1.60	V
Output Voltage $I_{\text{min}} = 10\mu\text{A}$	$V_{H_{\text{VCOU}}}$	$R_{\text{VCOU}} = 150\Omega$ tied to $V_S = 2.5\text{V}$ $I_{\text{VCIN}} = -10\mu\text{A}$	VCIN is open	$0.8V_S$	V_S	V
	$V_{L_{\text{VCOU}}}$					
Propagation Delay**	T_{pd} VCIN_VCOU	$R_{\text{VCOU}} = 150\Omega$ tied to $V_S = 2.5\text{V}$ $C_{\text{VCBYP}} = 1500\text{pF}$, VCIN steps from 0.175V to 1.50V and back. Measured from 50% of VCIN step to 50% of VCOU transient			10	ns

* Guaranteed by design.

**Guaranteed by characterization.

PRELIMINARY - August 27, 1999

VID vs. V_{DAC} VOLTAGE

VID					MIN	TYP	MAX
4	3	2	1	0	1% < V _o	V _o	1% > V _o
0	0	0	0	0	1.658	1.675	1.692
0	0	0	0	1	1.633	1.650	1.666
0	0	0	1	0	1.609	1.625	1.641
0	0	0	1	1	1.584	1.600	1.616
0	0	1	0	0	1.560	1.575	1.591
0	0	1	0	1	1.534	1.550	1.565
0	0	1	1	0	1.510	1.525	1.540
0	0	1	1	1	1.485	1.500	1.515
0	1	0	0	0	1.460	1.475	1.490
0	1	0	0	1	1.435	1.450	1.464
0	1	0	1	0	1.411	1.425	1.439
0	1	0	1	1	1.386	1.400	1.414
0	1	1	0	0	1.361	1.375	1.389
0	1	1	0	1	1.336	1.350	1.363
0	1	1	1	0	1.312	1.325	1.338
0	1	1	1	1	1.287	1.300	1.313
1	0	0	0	0	1.262	1.275	1.288
1	0	0	0	1	1.237	1.250	1.262
1	0	0	1	0	1.213	1.225	1.237
1	0	0	1	1	1.188	1.200	1.212
1	0	1	0	0	1.163	1.175	1.187
1	0	1	0	1	1.138	1.150	1.161
1	0	1	1	0	1.114	1.125	1.136
1	0	1	1	1	1.089	1.100	1.111
1	1	0	0	0	1.064	1.075	1.086
1	1	0	0	1	1.039	1.050	1.060
1	1	0	1	0	1.015	1.025	1.035
1	1	0	1	1	0.99	1.00	1.01
1	1	1	0	0	0.965	0.975	0.984
1	1	1	0	1	0.940	0.950	0.959
1	1	1	1	0	0.916	0.925	0.934
1	1	1	1	1	0.891	0.900	0.909

PRELIMINARY - August 27, 1999

FUNCTIONAL DESCRIPTION

SUPPLY

The chip is optimized to operate from a $3.3V \pm 5\%$ rail but is also designed to work up to 6V maximum supply voltage. If V_{CC} is out of the $3.3V \pm 5\%$ voltage range, the quiescent current will increase somewhat and slight degradation of line regulation is expected.

UNDER VOLTAGE LOCK-OUT CIRCUIT

The under voltage lockout circuit consists of two comparators, the low battery and low V_{CC} (low supply voltage) comparators. The output of the comparator gated with the Enable signal turns on or off the internal bias, enables or disables the CO output, and initiates or resets the soft start timers.

POWER GOOD GENERATOR

If the chip is enabled but not in UVLO condition, and the core voltage gets within $\pm 10\%$ of the VID programmed value, then a high level Power Good signal is generated on the PWRGD pin to trigger the CPU power up sequence. If the chip is either disabled or enabled in UVLO condition, then PWRGD stays low. This condition is satisfied by the presence of an internal $100k\Omega$ pull-down resistor connected from PWRGD to ground.

During soft start, PWRGD stays low independently from the status of V_{core} voltage. During this time, PWRGD status is "don't care".

BAND GAP REFERENCE

A better than $\pm 1\%$ precision band gap reference acts as the internal reference voltage standard of the chip, which all critical biasing voltages and currents are derived from.

CORE CONVERTER CONTROLLER

Precision VID DAC Reference

The 5-bit digital to analog converter (DAC) serves as the programmable reference source of the core comparator. Programming is accomplished by CMOS logic level VID code applied to the DAC inputs. The VID code vs. the DAC output is shown in the Output Voltage Table. The accuracy of the VID DAC is maintained on the same level as the band gap reference. There is a $10\mu A$ pull-up current on each DAC input while EN is high.

Core Comparator

This is an ultra-fast hysteretic comparator with a typical propagation delay of approximately 20ns at a 20mV overdrive. Its hysteresis is determined by the resistance ratio of two external resistors, R_{HYS} and R_{OH} , and the high accuracy internal reference voltage, V_{REF} .

$$V_{HYS} = \frac{R_{OH}}{R_{HYS}} \quad V_{REF} = 1.7V$$

This chip can be used in standard hysteretic mode controller configuration and in DSPS (Dynamic Set Point Switching) hysteretic controller scheme.

In standard hysteretic controller configuration, the core comparator compares the output voltage of the core converter, V_{CORE} to the VID code programmed DAC voltage, V_{DAC} .

$$V_{CORE}(t) = V_{DAC} + V_{HYST}(t)$$

The core voltage ramps up and down between the two thresholds determined by the hysteresis of the comparator:

$$\begin{aligned} V_{HCORE} &= V_{DAC} + V_{HYST} \\ V_{LCORE} &= V_{DAC} - V_{HYST} \end{aligned}$$

In DSPS hysteretic controller configuration, the core comparator compares the core voltage, V_{CORE} , not to the DAC voltage, V_{DAC} directly but rather to a voltage less than the DAC voltage by a DSPS voltage,

$$V_{DSPS} \cdot V_{CORE}(t) = V_{DAC} - V_{DSPS}(t) + V_{HYST}(t)$$

The DSPS voltage is a function of the load current. It is generated from the current sense voltage, V_{CS} , developed across a sense resistor, R_{CS} , which is inserted in series with the main buck inductor and also used for current sensing for the cycle-by-cycle current limiting. The sense voltage is scaled up by the DSPS gain, A_{DSPS} , which is set by the resistance ratio of two external resistors, R_{DAC} and R_{CORE} .

$$V_{DSPS}(t) = A_{DSPS} \cdot V_{CS}(t) = \left(1 + \frac{R_{DAC}}{R_{CORE}}\right) \cdot R_{CS} \cdot i_{CORE}(t)$$

PRELIMINARY - August 27, 1999

**In DSPS hysteretic controller configuration
 (Cont'd)**

The comparator reference voltage positioning is such that an increasing current sense voltage, VCS, i.e., an elevating load current, causes the reference voltage to decrease, and as a consequence, the core output voltage also droops. At no load current, there is no droop while a maximum load, the droop is likewise maximum.

In order for the core voltage to be positioned around the nominal V_{DAC} voltage symmetrically and not just one way downward from the nominal value, a DSPS offset voltage, $V_{DSPSOFFS}$, can be introduced. The offset voltage moves the comparator reference voltage upward at no load. At optimal offsetting, the reference voltage is above the nominal level for load currents less than half of the maximum load, and below the nominal value for currents higher than that. The maximum amount of core voltage positioning can be determined from the constrain which says the output voltage at no load condition must still remain below the upper threshold of the core voltage regulation window, and at maximum load, it must be above the lower threshold.

The offset voltage can be generated across a resistor, R_{OH} , which is also used to create the hysteresis voltage by forcing a unipolar DSPS offsetting current through it. The offsetting current is conveniently provided by a high value resistor, R_{OFFSET} , connected from the comparator CMP pin to the ground.

$$V_{DSPSOFFS} = R_{OH} \cdot I_{DSPS} = R_{OH} \cdot \frac{V_{CS} + V_{CORE}}{R_{OH} + R_{OFFSET}}$$

$$V_{CS} \ll V_{CORE}, V_{CORE} = V_{DAC}, R_{OH} \ll R_{OFFSET} \approx \frac{R_{OH}}{R_{OFFSET}} \cdot V_{DAC}$$

In DSPS hysteretic controller configuration, the comparator thresholds can be calculated from the DAC voltage, V_{DAC} , the DSPS offsetting voltage, $V_{DSPSOFFS}$, the DSPS voltage V_{DSPS} , and the bipolar hysteresis voltage, V_{HYST} by summing them at the comparator inputs at the appropriate load current levels:

$$V_{core} := \frac{V_{dac} \cdot (R_{offset} + R_{oh}) \cdot R_{core} - R_{cs} \cdot I_{core} \cdot R_{offset} \cdot (R_{core} + R_{dac})}{R_{core} \cdot R_{offset} - R_{dac} \cdot R_{oh}}$$

$$\Delta V_{core} := 2 \cdot V_{hys} \cdot \frac{R_{core} \cdot (R_{offset} + R_{oh})}{R_{core} \cdot R_{offset} - R_{dac} \cdot R_{oh}} \cdot \frac{R_{e sr}}{R_{e sr} + \frac{R_{core} \cdot (R_{offset} + R_{oh})}{R_{core} \cdot R_{offset} - R_{dac} \cdot R_{oh}}}$$

Core Voltage Offsetting

In order for the core voltage to be positioned around the nominal V_{DAC} voltage symmetrically and not just always one direction downward, a core offset voltage, V_{OFFS} can be introduced. The offset voltage moves the comparator reference voltage upwards. Using optimal offsetting, the core comparator reference voltage will be above the VID programmed nominal DAC voltage for load currents less than half of the maximum load, and below that for higher current. The maximum amount of the core voltage positioning can be determined from the constraint that the output voltage regulation window, and at maximum load, it has to be above the lower threshold.

The positioning offset voltage can be generated across the same resistor, R_{OH} also used to create the hysteresis voltage, by forcing a unipolar offsetting current through it. The offsetting current is conveniently provided by a high value resistor, R_{OFFS} connected from the comparator CMP pin to the ground.

Current Limit Comparator

The current limit comparator monitors the core converter output current and turns the high side switch off when the current exceeds the upper current limit threshold, V_{HCL} and re-enable only if the load current drops below the lower current limit threshold, V_{LCL} . The current is sensed by monitoring the voltage drop across the current sense resistor, R_{CS} , connected in series with the core converter main inductor (the same resistor used for DSPS input signal generation). The thresholds have the following relationships:

$$V_{HCL} = 3 \cdot \frac{R_{CLOH}}{R_{CLSET}} \cdot V_{REF}$$

$$V_{LCL} = 2 \cdot \frac{R_{CLOH}}{R_{CLSET}} \cdot V_{REF}$$

$$V_{HYSCL} = \frac{R_{CLOH}}{R_{CLSET}} \cdot V_{REF}$$

PRELIMINARY - August 27, 1999

Core Converter Soft Start Timer

The main purpose of this block is to control the ramp-up time of the core voltage in order to reduce the initial inrush current on the core input voltage (battery) rail. The soft start circuit consists of an internal current source, external soft start timing capacitor, internal switch across the capacitor, and a comparator monitoring the capacitor voltage.

LINEAR REGULATOR CONTROLLER
1.5V Linear Regulator

This block is a linear regulator controller, which drives an external PNP bipolar transistor as a pass element. The linear regulator is capable of delivering 500mA steady state DC current and should support transient current of 1A, assuming the output filtering capacitor is properly selected to provide enough charge for the duration of the load transient.

2.5V Linear Regulator


This block is a low drop-out (LDO) linear regulator controller, which drives an external PNP bipolar transistor as a pass element. The LDO linear regulator is capable of delivering 100mA steady DC current and should support transient current of 100mA, assuming the output filtering capacitor is properly selected to provide enough charge for the duration of the load transient.

Linear Regulator Soft Start Timer

A soft start timer circuit of the linear regulators is similar to that of the core converter, and is used to control the ramp up time of the linear regulator output voltages. For maximum flexibility in controlling the start up sequence, the soft start function of the linear regulators is separated from that of the core converter.

VOLTAGE CLAMP

The level translator converts an input voltage swing on the IO rail, into a voltage swing on the CLK or VCC rail depending on where the open drain output of the translator is tied to through an external pull-up resistor. The level translator has to track the input in phase, and must be able to switch in 5ns (typical) following an input threshold intercept.

APPLICATION INFORMATION
Power on/off Sequence


PRELIMINARY - August 27, 1999

OUTLINE DRAWING - TSSOP-28
