

# μ**PD4016**2,048 x 8-BIT STATIC NMOS RAM

**Revision 3** 

## **Description**


The  $\mu PD4016$  is a 16,384-bit static Random-access Memory device organized as 2,048 words by 8 bits. Using a scaled NMOS technology, its design provides the ease-of-use features associated with nonclocked static memories. The  $\mu PD4016$  has a three-state output and offers a standby mode with an attendant 75% savings in power consumption. It features equal access and cycle times and provides an output enable function that eliminates the need for external bus buffers. The  $\mu PD4016$  is packaged in a 600-mil-wide standard 24-pin dual-in-line package which is plug-compatible with 16K EPROMS .

#### **Features**

☐ Scaled NMOS technology
☐ Completely static memory: no clock, no refresh
<ul> <li>Equal access and cycle times</li> </ul>
☐ Single +5V power supply
☐ Automatic power-down
☐ All inputs and outputs directly TTL-compatible
☐ Common I/O capability
□ OE eliminates need for external bus buffers
☐ Three-state outputs
☐ Plug-compatible with 16K 5V EPROMS (600 mil)
☐ Low power dissipation in standby mode
Available in a standard 24-pin dual-in-line package
(600-mil width)
☐ 4 performance ranges:

		R/W	Power Supply				
Device	Access Time	Cycle Time	Active	Standby			
μPD4016C-1	250ns	250ns	60mA	15mA			
μPD4016C-2	200ns	200ns	60mA	15mA			
μPD4016C-3	150ns	150ns	60mA	15mA			
μPD4016C-5	120ns	120ns	60mA	15mA			

## **Pin Configuration**



## Pin Identification

	Pin	Description
No.	Symbol	Description
1-8, 22, 23	A <sub>0</sub> -A <sub>10</sub>	Address Inputs
9-11, 13-17	I/O <sub>1</sub> -I/O <sub>8</sub>	Data Input/Output
12	GND	Ground
18	<del>cs</del>	Chip Select
20	ŌĒ	Output Enable
21	WE	Write Enable
24	V <sub>cc</sub>	+ 5V Power Supply

## **Truth Table**

C5	ŌĒ	WE	Mode	I/O	Power
Н	Х	X	Not Selected	High-Z	Standby
L	L	н	Read	D <sub>OUT</sub>	Active
L	Н	L	Write	D <sub>IN</sub>	Active
_ L	L	L	Write	D <sub>IN</sub>	Active


# **Absolute Maximum Ratings\***

Temperature Under Bias	-10°C to +85°C
Storage Temperature, T <sub>ST</sub>	-55°C to +125°C
Voltage on any Pin with Respect to Ground	-1.5V to +7V
DC Output Current, I <sub>O</sub>	20mA
Power Dissipation, P <sub>D</sub>	1W

\*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



# **Block Diagram**





# Capacitance 1

T<sub>A</sub> = 25°C; f = 1MHz

			Limits		_	Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input Capacitance	C <sub>IN</sub>			5	pF	V <sub>IN</sub> = OV
I/O Capacitance	Cia	-		7	рF	V <sub>10</sub> = 0V

Note: 1 This parameter is sampled and not 100% tested.

# **DC Characteristics**

 $T_A = 0$ °C to +70°C;  $V_{CC} = 5V \pm 10$ %

			Limits			Test		
Parameter	Symbol	Min	Тур	Мах	Unit	Conditions ①		
Input Leakage Current	l <sub>L</sub> ,			10	μ <b>Α</b>	V <sub>CC</sub> = Max V <sub>IN</sub> = GND to V <sub>CC</sub>		
Output Leakage Current	I <sub>LO</sub>			10	μ <b>Α</b>	$V_{CC} = Max; \overline{CS} = V_I$ $V_{OUT} = GND \text{ to } V_{CC}$		
Operating Current	I <sub>cc</sub>			60	mA	V <sub>CC</sub> = Max; CS = V <sub>1</sub> (outputs open)		
Standby Current	I <sub>SB</sub>			15	mA	$\frac{V_{CC}}{CS} = Min \text{ to Max};$ $\frac{V_{CS}}{CS} = V_{PH}$		
Input Low Voltage	VIL	- 1.5		0.8	٧			
Input High Voltage	VIH	2.0		6.0	٧			
Output Low Voltage	VoL			0.4	٧	I <sub>OL</sub> = 4mA		
Output High Voltage	V <sub>OH</sub>	2.4			٧	I <sub>OH</sub> = 1mA		
Output Short-circuit Current	los		70		mA	V <sub>OUT</sub> = GND to V <sub>CC</sub>		
Note: 1 Input pulse le Input rise and Input timing ri Output timing	l fall times: eference level	1( s: 1.	8V to 2.2 Ins 5V 5V	2V				

Figure 1. Loading Conditions Test Circuit





Figure 2. Input Pulse Test Circuit



# **AC Characteristics**

 $T_A = 0$ °C to +70°C;  $V_{CC} = 5V \pm 10$ % **Read Cycle** 

		Limits ①									
		401	6-5	401	6-3	4016-2		4016-1		•	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	1 <sub>RC</sub>	120	-	150		200		250		ns	2
Address Access Time	1 <sub>AA</sub>		120		150		200	•	250	ns	
Chip Select Access Time	t <sub>ACS</sub>		120		150		200		250	ns	3
Output Hold from Address Change	t <sub>OH</sub>	10		10		10		10		ns	
Chip Selection to Output in Low-Z	t <sub>LZ</sub>	10		10		10		10		ns	4 5
Chip Deselection to Output in High-Z	t <sub>HZ</sub>		45		50		60		80	ns	4 5
Output Enable to Output Valid	t <sub>OE</sub>		50		70		90		110	ns	
Output Enable to Output in Low-Z	t <sub>OLZ</sub>	10		10		10		10		ns	<b>4 5</b>
Output Disable to Output in High-Z	t <sub>OHZ</sub>		45		50		60		80	ns	4 5
Chip Selection to Power-up Time	t <sub>PU</sub>	0		0		0		0		ns	(5)
Chip Deselection to Power-down Time	t <sub>PD</sub>		60		70	•	90		110	ns	(\$)

#### **Write Cycle**

		Limits ①									
		401	6-5	40	6-3	401	6-2	401	6-1		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t <sub>wc</sub>	120		150		200		250		ns	
Chip Selection to End of Write	t <sub>cw</sub>	90		120		160		200		ns	
Address Valid to End of Write	t <sub>AW</sub>	80		90		120		150		ns	
Address Set-up Time	tas	0		0		0		0		ns	
Write Pulse Width	t <sub>WP</sub>	70		80		100		130		ns	<b>6</b>
Write Recovery Time	t <sub>WR</sub>	10		10		10		†O		ns	
Data Valid to End of Write	t <sub>DW</sub>	45		50		60		80		ns	
Data Hold Time	t <sub>DH</sub>	0		0		0		0		ns	
Write Enabled to Output in High-Z	t <sub>wz</sub>		45		50		60		80	ns	(§ (7)
Output Active from End of Write	tow	10		10	•	10		10		ns	<b>9</b> T

- Notes: ① See Part No. Package Width table below.
  ② All read cycle timings are referenced from the last valid address to the first transition address.

  - tion address.

    3. Address valid prior to or coincident with  $\overline{CS}$  transition low.

    4. Transition is measured + 200mV from steady-state voltage with specified load of Figure 1.


    5. This parameter is sampled and not 100% lested.

    6. If  $\overline{CS}$  and  $\overline{OE}$  are both low before write enabled,  $t_{WP} = t_{WZ} + t_{DW}$ .

    7. Transition is measured + 200mV from steady-state voltage with specified load of Figure 2.



# **Timing Waveforms**



This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.