

MOS INTEGRATED CIRCUIT $\mu PD6P9$

4-BIT SINGLE-CHIP MICROCONTROLLER FOR INFRARED REMOTE CONTROL TRANSMISSION

DESCRIPTION

The μ PD6P9 is a microcontroller for infrared remote control transmitters and is provided with a one-time PROM as the program memory.

Because users can write programs for the μ PD6P9, it is ideal for program evaluation and small-scale production of application systems that use the μ PD67, 67A, 68, 68A, 69, or 69A.

The μ PD6P9 has two types: μ PD6P9M1 and 6P9M3. The differences between two types are as follows.

	μPD6P9M1	μPD6P9M3
Corresponding mask ROM version	μPD67, 67A, 68, 68A, 69, 69A	μPD69A
	(normal instruction execution version)	(high-speed instruction execution version)
Instruction execution time	16 μs (fx = 4 MHz)	8 μs (fx = 4 MHz)

When reading this document, also refer to the following documents.

μPD67, 67A, 68, 68A, 69 Data Sheet: U14935E μPD69A Data Sheet: U16363E

FEATURES

• Program memory (one-time PROM): 4074×10 bits • Data memory (RAM): 128×4 bits

• On-chip carrier generator for infrared remote control: The high-level and low-level width can be set separately

from 250 ns to 64 μ s (@ fx = 4 MHz operation) via modulo

registers

• 9-bit programmable timer: 1 channel

Instruction execution time:
 16 μs (@ fx = 4 MHz) (μPD6P9M1)

8 μ s (@ fx = 4 MHz) (μ PD6P9M3)

Stack level:
 1 level (stack RAM is for data memory RF as well)

I/O pins (K_{I/O}): 8 units
 Input pins (K_I): 4 units
 Sense input pins (S₀, S₂): 2 units

• S₁/LED pin (I/O): 1 unit (when in output mode, this is the remote control

transmission display pin)

• Power supply voltage: VDD = 2.2 to 3.6 V• Operating ambient temperature: $TA = -40 \text{ to } +85^{\circ}\text{C}$ • Oscillator frequency: fx = 3.5 to 4.5 MHz

· On-chip POC circuit and RAM retention detector

Capacitor for oscillator: Not available

APPLICATIONS

Infrared remote control transmitters (for AV and household electric appliances)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.



* ORDERING INFORMATION


Part Number	Package
μPD6P9M1MC-5A4	20-pin plastic SSOP (7.62 mm (300))
μ PD6P9M3MC-5A4	20-pin plastic SSOP (7.62 mm (300))
μ PD6P9M1MC-5A4-A	20-pin plastic SSOP (7.62 mm (300))
μ PD6P9M3MC-5A4-A	20-pin plastic SSOP (7.62 mm (300))

Remark Products that have the part numbers suffixed by "-A" are lead-free products.


PIN CONFIGURATION (TOP VIEW)

20-pin plastic SSOP (7.62 mm (300))

(1) Normal operation mode



(2) PROM programming mode




Caution The item in parentheses indicates the processing of pins not used in the PROM programming mode.

L: Connect each of these pins to GND via a pull-down resistor.



BLOCK DIAGRAM



LIST OF FUNCTIONS

	Item	μPD6P9			
*		μPD6P9M1	μPD6P9M3		
	ROM capacity	4074 × 10 bits			
		One-time PROM			
	RAM capacity	128 × 4 bits			
	Stack	1 level (shared with RF of RAM)			
	I/O pins	Key input (K _I):	4 pins		
		Key I/O (K _{I/O}):	8 pins		
		Key expansion input (S ₀ , S ₁ , S ₂):	3 pins		
		Remote control transmission display output ((LED): 1 pin (shared with S ₁ pin)		
	Number of keys	32 keys			
		56 keys (when expanded by key expansion input)			
	Clock frequency	Ceramic oscillation			
		fx = 3.5 to 4.5 MHz			
*	Instruction execution time	16 μs (@ fx = 4 MHz)	8 μs (@ fx = 4 MHz)		
	Carrier frequency	The high-level and low-level width can be set separately from 250 ns to 64 μ s (@ fx = 4 MHz			
		operation) via modulo registers			
	Timer	9-bit programmable timer: 1 channel, timer clock: fx/64			
	POC circuit	On chip			
	RAM retention detector	On chip			
*	Capacitor for oscillation	Not available			
	Supply voltage	V _{DD} = 2.2 to 3.6 V			
	Operating ambient	$T_A = -40 \text{ to } +85^{\circ}\text{C}$			
	temperature				

20-pin plastic SSOP (7.62 mm (300))

3

Package



CONTENTS

1.	PIN	FUNCTIONS	6
	1.1	Normal Operation Mode	6
	1.2	PROM Programming Mode	7
	1.3	Pins I/O Circuits	8
	1.4	Recommended Connection of Unused Pins	9
	1.5	Notes on Using K _I Pin After Reset	9
* 2 .	DIF	FERENCES BETWEEN μ PD67, 67A, 68, 68A, 69, 69A, AND μ PD6P9	10
* 3.	INT	ERNAL CPU FUNCTIONS	11
	3.1	Program Counter (PC): 12 Bits	11
	3.2	Stack Pointer (SP): 1 Bit	11
	3.3	Address Stack Register (ASR (RF)): 12 Bits	11
	3.4	Program Memory (One-Time PROM): 4,074 Steps × 10 Bits	12
	3.5	Data Memory (RAM): 128 × 4 Bits	13
	3.6	Data Pointer (DP): 12 Bits	14
	3.7	Accumulator (A): 4 Bits	14
	3.8	Arithmetic and Logic Unit (ALU): 4 Bits	14
	3.9	Flags	15
		3.9.1 Status flag (F)	15
		3.9.2 Carry flag (CY)	15
* 4.	TIM	ER	16
	4.1	Timer Configuration	16
	4.2	Timer Operation	17
	4.3	Carrier Output	19
		4.3.1 Carrier output generator	
		4.3.2 Carrier output control	20
	4.4	Software Control of Timer Output	
5.	WR	ITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)	23
	5.1	Operating Mode When Writing/Verifying Program Memory	23
	5.2	Program Memory Writing Procedure	24
	5.3	Program Memory Reading Procedure	
6.	ELE	ECTRICAL SPECIFICATIONS	26
7.	CHA	ARACTERISTIC CURVES (REFERENCE VALUES) (μPD6P9M1)	32
8.	APF	PLICATION CIRCUIT EXAMPLE	33
0	DAC	CKACE DRAWING	26

10. RECOMMENDED SOLDERING CONDITIONS	37
APPENDIX A. DEVELOPMENT TOOLS	38
APPENDIX B. EXAMPLE OF REMOTE CONTROL TRANSMISSION FORMAT (In the case of NEC transmission format in command one-shot transmission mode)	39

1. PIN FUNCTIONS

1.1 Normal Operation Mode

Pin No.	Symbol	Function	Output Format	After Reset
1 2 15 to 20	Ki/00 to Ki/07	8-bit I/O port. I/O mode can be switched in 8-bit units. In input mode, a pull-down resistor is added. In output mode, these pins can be used as a key scan outputs from the key matrix.	CMOS Push-pull ^{Note 1}	High-level output
3	S ₀	Input port. This pin can also be used as a key return input from the key matrix. In input mode, the use of a pull-down resistor for the S_0 and S_1 ports can be specified by software in 2-bit units. If input mode is released by software, this pin is placed in the OFF mode and enters a high-impedance state.	_	High-impedance (OFF mode)
4	S ₁ /LED	I/O port. In input mode (S_1), this pin can also be used as a key return input from the key matrix. The use of a pull-down resistor for the S_0 and S_1 ports can be specified by software in 2-bit units. In output mode ($\overline{\text{LED}}$), this pin becomes the remote control transmission display output (active low). When the remote control carrier is output from the REM output, this pin outputs a low level from the $\overline{\text{LED}}$ output in synchronization with the REM signal.	CMOS push-pull	High-level output (LED)
5	REM	Infrared remote control transmission output. The output is active high. The carrier high-level and low-level width can each be freely set in a range of 250 ns to 64 μ s (@ fx = 4 MHz) using software.	CMOS push-pull	Low-level output
6	V _{DD}	Power supply	_	_
7 8	Xout Xin	These pins are connected to system clock ceramic resonators.	_	Low level (oscillation stopped)
9	GND	GND pin	_	_
10	S ₂	Input port. The use of the STOP mode release of the S2 port can be specified by software. When using this pin as a key input from the key matrix, enable the use of the STOP mode release (at this time, a pull-down resistor is connected internally.) When the STOP mode release is disabled, this pin can be used as an input port that does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally.)	_	Input (high impedance, STOP mode release cannot be used)
11 to 14	K ₁₀ to K ₁₃ Note 2	4-bit input port. These pins can be used as key return inputs to the key matrix. The use of pull-down resistors can be specified by software in 4-bit units.	_	Input (low-level)

- **Notes 1.** Note that the drive capability of the low-level output side is held low.
 - 2. In order to prevent malfunction, do not input a high-level signal to pins K₁₀ to K₁₃ (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when POC is released due to supply voltage startup.



1.2 PROM Programming Mode


Pin No.	Symbol	Function	I/O
1, 2	Do to D7	8-bit data I/O when writing/verifying program memory	I/O
15 to 20			
3	CLK	Clock input for updating address when writing/verifying program	Input
		memory	
6	V _{DD}	Power Supply	_
		Supply +6 V to this pin when writing/verifying program memory.	
7	Хоит	Clock necessary for writing program memory. Connect a 4 MHz ceramic	_
8	XIN	resonator to these pins.	Input
9	GND	GND	_
10	V _{PP}	Supplies voltage for writing/verifying program memory.	_
		Apply +12.5 V to this pin.	
11 to 14	MDo to MD3	Input for selecting operation mode when writing/verifying program memory	Input

1.3 Pins I/O Circuits


The I/O circuits of the μ PD6P9 pins are shown in partially simplified forms below.


(1) K₁/00 to K₁/07






(2) K₁₀ to K₁₃






 V_{DD}

(3) **REM**





1.4 Recommended Connection of Unused Pins

The following connections are recommended for unused pins in the normal operation mode.

Table 1-1. Connections for Unused Pins

Pin		Connection		
		Inside the Microcontroller	Outside the Microcontroller	
K _{I/O} Input mode		_	Leave open	
	Output mode	High-level output		
REM		_		
S ₁ /LED		Output mode (LED) setting		
S ₀		OFF mode setting	Directly connect these pins	
S ₂		_	to GND	
Kı		_		

Caution The I/O mode and the pin output level are recommended to be fixed by setting them repeatedly in each loop of the program.

1.5 Notes on Using Kı Pin After Reset

In order to prevent malfunction, do not input a high-level signal to pins K_{10} to K_{13} (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when POC is released due to supply voltage startup.

\star 2. DIFFERENCES BETWEEN μ PD67, 67A, 68, 68A, 69, 69A, AND μ PD6P9

Table 2-1 shows the differences between the μ PD67, 67A, 68, 68A, 69, 69A, and μ PD6P9.

The only differences between these models are the program memory, data memory, timer, POC detection voltage, and supply voltage; the other CPU functions and internal peripheral hardware are the same.

The electrical specifications also differ slightly. For the electrical specifications, refer to the data sheet of each model.

Table 2-1. Differences Between μ PD67, 67A, 68, 68A, 69, 69A, and μ PD6P9

Item		μPD6P9	μPD67	μPD67A	μPD68	μPD68A	μPD69	μPD69A	
ROM		One-time PROM	Mask ROM						
		4074 × 10 bits	1002 × 10 bits 2026 × 10 bits		4074 × 10 bits				
RAM		128 × 4 bits	32 × 4 bit	S	•		128 × 4 b	128 × 4 bits	
Timer Clock		fx/64							
	Output value	Note 1	Note 2	Note 3	Note 2	Note 3	Note 2	Note 4	
POC de	etection voltage	VPOC = 1.85 V (TYP.)					Note 5		
Supply voltage		V _{DD} = 2.2 to 3.6 V	V _{DD} = 2.0 to 3.6 V Note 6						
Electrical specifications		Some electrical specifications, such as data retention voltage and current consumption, differ. Refer to data sheet of each model for details.							

Notes 1. (Set value + 1) \times 64/fx (μ PD6P9M1), (set value + 0.5) \times 64/fx (μ PD6P9M3)

- 2. (Set value + 1) \times 64/fx
- **3.** (Set value + 1) \times 64/fx 4/fx
- **4.** (Set value + 1) \times 64/fx 4/fx or (set value + 0.5) \times 64/fx 2/fx
- **5.** VPOC = 1.85 V (TYP.) or VPOC = 1.7 V (TYP.) (mask option)
- **6.** $V_{DD} = 2.0 \text{ to } 3.6 \text{ V or } V_{DD} = 1.8 \text{ to } 3.6 \text{ V}$




* 3. INTERNAL CPU FUNCTIONS

3.1 Program Counter (PC): 12 Bits

The program counter (PC) is a binary counter that holds the address information of the program memory.

Figure 3-1. Program Counter Configuration



The PC contains the address of the instruction that should be executed next. Normally, the counter contents are automatically incremented in accordance with the instruction length (byte count) each time an instruction is executed.

However, when executing jump instructions (JMP, JC, JNC, JF, JNF), the PC contains the jump destination address written in the operand.

When executing the subroutine call instruction (CALL), the call destination address written in the operand is entered in the PC after the PC contents at the time are saved in the address stack register (ASR). If the return instruction (RET) is executed after the CALL instruction is executed, the address saved in the ASR is restored to the PC.

After reset, the value of the PC becomes "000H".

3.2 Stack Pointer (SP): 1 Bit

This is a 1-bit register that holds the status of the address stack register.

The stack pointer contents are incremented when the call instruction (CALL) is executed and decremented when the return instruction (RET) is executed.

When reset, the stack pointer contents are cleared to 0.

When the stack pointer overflows (stack level 2 or more) or underflows, the CPU is defined as hung up, a system reset signal is generated, and the PC becomes 000H.

As no instruction is available to set a value directly for the stack pointer, it is not possible to operate the pointer by means of a program.

3.3 Address Stack Register (ASR (RF)): 12 Bits

The address stack register saves the return address of the program after a subroutine call instruction is executed. The lower 8 bits are allocated in RF of the data memory as a alternate-function RAM. The register holds the ASR value even after the RET instruction is executed.

After reset, it holds the previous data (undefined when turning on the power).

Caution If RF is accessed as the data memory, the higher 4 bits become undefined.

Figure 3-2. Address Stack Register Configuration

ASR ASR11 ASR10 ASR9 ASR8 ASR7 ASR6 ASR5 ASR4 ASR3 ASR2 ASR1 ASR0


3.4 Program Memory (One-Time PROM): 4,074 Steps \times 10 Bits

The one-time PROM consists of 10 bits per step, and is addressed by the program counter.

The program memory stores programs and table data, etc.

The 22 steps from FEAH to FFFH cannot be used in the test program area.

Figure 3-3. Program Memory Map



Note The unmounted area and test program area are designed so that a program or data placed in either of them by mistake is returned to the 000H address.



3.5 Data Memory (RAM): 128×4 Bits

The data memory, which is a static RAM consisting of 32×4 bits $\times 4$ pages, is used to retain processed data. The data memory is sometimes processed in 8-bit units. R0 of page 0 can be used as the ROM data pointer. RF of page 0 is also used as the ASR.

After reset, R0 of page 0 is cleared to 00H and R1 to RF of page 0 and pages 1 to 3 retain the previous data (undefined when turning on the power).

Pages 0 to 3^{Note 1} R_{1n} (higher 4 bits) R_{0n} (lower 4 bits) R0 →Note 2 R₁₀ Roo R1 R₁₁ R₀₁ **R**12 R₀₂ **R**13 Roз R4 R₁₄ R₀₄ R5 **R**15 **R**05 R6 **R**16 R₀₆ R7 **R**17 **R**07 R8 R₁₈ Ros R9 **R**19 **R**09 RA R_{1A} ROA RB R_{1B} Rob RC Rıc Roc RD R_{1D} Rod RE R1E RoE →Note 3 RF R_{1F} RoF

Figure 3-4. Data Memory Configuration

Notes 1. Pages 0 to 3 can be switched using bits 0 and 1 of control register 0.

- 2. R0 of page 0 alternately functions as the ROM data pointer (refer to 3.6 Data Pointer (DP)).
- 3. RF of page 0 alternately functions as the PC address stack (refer to 3.3 Address Stack Register (ASR (RF)).

3.6 Data Pointer (DP): 12 Bits

The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents. The lower 8 bits of the ROM address are specified by R0 of the data memory; and the higher 4 bits by bits 4 to 7 of the P3 register (CR0).

After reset, the pointer contents become 000H.

Figure 3-5. Data Pointer Configuration




3.7 Accumulator (A): 4 Bits

The accumulator, which refers to a register consisting of 4 bits, plays a leading role in performing various operations.

After reset, the accumulator contents are left undefined.

Figure 3-6. Accumulator Configuration



3.8 Arithmetic and Logic Unit (ALU): 4 Bits

The arithmetic and logic unit (ALU), which refers to an arithmetic circuit consisting of 4 bits, executes simple (mainly logical) operations.



3.9 Flags

3.9.1 Status flag (F)

Pin and timer statuses can be checked by executing the STTS instruction to check the status flag. The status flag is set (to 1) in the following cases.

- · If the condition specified with the operand is met when the STTS instruction is executed
- · When standby mode is released.
- When the release condition is met at the point of executing the HALT instruction. (In this case, the system does not enter the standby mode.)

Conversely, the status flag is cleared (to 0) in the following cases:

- · If the condition specified with the operand is not met when the STTS instruction is executed.
- When the status flag has been set (to 1), the HALT instruction executed, but the release condition is not met at the point of executing the HALT instruction. (In this case, the system does not enter the standby mode.)

Operand Value of STTS Instruction		struction	Condition for Status Flag (F) to Be Set		
b 3	b ₂	b ₁	b ₀	Condition for Status Flag (F) to be Set	
0	0	0	0	High level is input to at least one of K _I pins.	
	0	1	1	High level is input to at least one of K _I pins.	
	1	1	0	High level is input to at least one of K _I pins.	
	1	0	1	The down counter of the timer is 0.	
1	Either of the combinations		binations	[The following condition is added in addition to the above.]	
of b2, b1, and b0 above.		above.	High level is input to at least one of S ₀ Note 1, S ₁ Note 1, or S ₂ Note 2 pins.		

Table 3-1. Conditions for Status Flag (F) to Be Set by STTS Instruction

- **Notes 1.** The S₀ and S₁ pins must be set to input mode (bit 2 and bit 0 of the P4 register are set to 0 and 1, respectively).
 - 2. The use of STOP mode release for the S₂ pin must be enabled (bit 3 of the P4 register is set to 1).

3.9.2 Carry flag (CY)

The carry flag is set (to 1) in the following cases:

- If the ANL instruction or the XRL instruction is executed when bit 3 of the accumulator is 1 and bit 3 of the operand is 1.
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is 1.
- · If the INC instruction or the SCAF instruction is executed when the value of the accumulator is 0FH.

The carry flag is cleared (to 0) in the following cases:


- If the ANL instruction or the XRL instruction is executed when at least either bit 3 of the accumulator or bit 3 of the operand is 0.
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is 0.
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is other than 0FH.
- · If the ORL instruction is executed.
- When data is written to the accumulator by the MOV instruction or the IN instruction.

★ 4. TIMER

4.1 Timer Configuration

The timer is the block used for creating a remote control transmission pattern. As shown in Figure 4-1, it consists of a 9-bit down counter (t₈ to t₀), a flag (t₉) permitting the 1-bit timer output, and a zero detector.

Figure 4-1. Timer Configuration





4.2 Timer Operation

The timer starts (counting down) when a value other than 0 is set for the down counter with a timer manipulation instruction. The timer manipulation instructions for making the timer start operation are shown below:

```
MOV T0, A
MOV T1, A
MOV T, #data10
MOV T, @R0
```

The down counter is decremented (-1) in the cycle of 64/fx. If the value of the down counter becomes 0, the zero detector generates the timer operation end signal to stop the timer operation. At this time, if the timer is in HALT mode (HALT #x101B) waiting for the timer to stop its operation, the HALT mode is released and the instruction following the HALT instruction is executed. The output of the timer operation end signal is continued while the down counter is 0 and the timer is stopped. The following relational expression applies between the timer's output time and the down counter's set value.

```
(a) \muPD6P9M1
Timer output time = (Set value + 1) × 64/fx
```

(b) μ PD6P9M3 Timer output time = (Set value + 0.5) × 64/fx

An example is shown below.

```
Example When fx = 4 \text{ MHz}
```

MOV T, #3FFH STTS #05H HALT #05H MOV T, #232H STTS #05H HALT #05H

In the case above, the timer output time is as follows.

(a) μ PD6P9M1

```
(Set value + 1) \times 64/fx + (Set value + 1) \times 64/fx = (511 + 1) \times 64/4 + (50 + 1) \times 64/4 = 9.008 ms
```

(b) μ PD6P9M3

```
(Set value + 0.5) \times 64/fx + (Set value + 0.5) \times 64/fx = (511 + 0.5) \times 64/4 + (50 + 0.5) \times 64/4 = 8.992 ms
```


By setting the flag (t_9) that enables the timer output to 1, the timer can output its operation status from the S_1 /LED pin and the REM pin. The REM pin can also output the carrier while the timer is in operation.

Table 4-1. Timer Output (at $t_9 = 1$)

	S ₁ /LED Pin	REM Pin
Timer operating	Low level	High level (or carrier output Note)
Timer halting	High level	Low level

Note The carrier output results if bit 9 (CARY) of the high-level period setting modulo register (MOD1) is cleared (to 0).

Figure 4-2. Timer Output (When Carrier Is Not Output)




Note (Set value + 1) \times 64/fx (μ PD6P9M1), (set value + 0.5) \times 64/fx (μ PD6P9M3)

4.3 Carrier Output

4.3.1 Carrier output generator

The carrier generator consists of a 9-bit counter and two modulo registers for setting the high- and low-level periods (MOD1 and MOD0 respectively).

Figure 4-3. Configuration of Remote Controller Carrier Generator



Notes 1. Bit 9 of the modulo register for setting the low-level period (MOD0) is fixed to 0.

2. ts: Flag that enables timer output (timer block) (see Figure 4-1 Timer Configuration)

The carrier duty ratio and carrier frequency can be determined by setting the high- and low-level widths using the respective modulo registers. Each of these widths can be set in a range of 250 ns to 64 μ s (@ fx = 4 MHz).

The system clock multiplied by 2 is used for the 9-bit counter input (8 MHz when fx = 4 MHz). MOD0 and MOD1 are read and written using timer manipulation instructions.

MOV A, M00	MOV M00, A	MOV M0, #data10
MOV A, M01	MOV M01, A	MOV M1, #data10
MOV A, M10	MOV M10, A	MOV M0, @R0
MOV A, M11	MOV M11, A	MOV M1, @R0

The values of MOD0 and MOD1 can be calculated from the following expressions.

$$\begin{aligned} \text{MOD0} &= (2 \times \text{fx} \times (1 - D) \times T) - 1 \\ \text{MOD1} &= (2 \times \text{fx} \times D \times T) - 1 \end{aligned}$$

Caution Be sure to input values in range of 001H to 1FFH to MOD0 and MOD1.

Remark D: Carrier duty ratio (0 < D < 1)

fx: Input clock (MHz)
T: Carrier cycle (μs)

4.3.2 Carrier output control

Remote controller carrier can be output from the REM pin by clearing (0) bit 9 (CARY) of the modulo register for setting the high-level period (MOD1).

When performing carrier output, be sure to set the timer operation after setting the MOD0 and MOD1 values. Note that a malfunction may occur if the values of MOD0 and MOD1 are changed while carrier is being output from the REM pin.

Executing the timer manipulation instruction starts the carrier output from the low level.

If the timer's down counter reaches 0 during carrier output, carrier output is stopped and the REM pin becomes low level. If the down counter reaches 0 while the carrier output is high level, carrier output will stop after first becoming low level following the set period of high level.




Figure 4-4. Timer Output (When Carrier Is Output)

- **Notes 1.** (Set value + 1) \times 64/fx (μ PD6P9M1), (set value + 0.5) \times 64/fx (μ PD6P9M3)
 - 2. If the down counter reaches 0 while the carrier output is high level, carrier output will stop after becoming low level.

Output from the REM pin is as follows, in accordance with the values set to bit 9 (CARY) of MOD1 and the timer output enable flag (t₉), and the value of the timer block's 9-bit down counter (t₀ to t₈).

Table 4-2. REM Pin Output


MOD1 Bit 9 (CARY)	Timer Output Enable Flag	9-Bit Down Counter	REM Pin
	(Timer Block t ₉)	(Timer Block to to t₃)	
_	_	0	Low-level output
_	0	Other than 0	
0	1		Carrier output ^{Note}
1			High-level output

Note Input values in the range of 001H to 1FFH to MOD0 and MOD1.

Caution MOD0 and MOD1 must be set while the REM pin is low level (t9 = 0 or t0 to t8 = 0).

Table 4-3. Example of Carrier Frequency Settings (fx = 4 MHz)


Setting \	Value	tн (µs)	t∟ (<i>μ</i> s)	Τ (μs)	fc (kHz)	Duty
MOD1	MOD0					
01H	01H	0.25	0.25	0.5	2,000	1/2
07H	0BH	1.0	1.5	2.5	400	2/5
13H	13H	2.5	2.5	5.0	200	1/2
27H	27H	5.0	5.0	10	100	1/2
41H	41H	8.25	8.25	16.5	60.6	1/2
41H	85H	8.25	16.75	25	40	1/3
45H	89H	8.75	17.25	26.0	38.5	1/3
45H	8BH	8.75	17.5	26.25	38.10	1/3
45H	8CH	8.75	17.625	26.375	37.9	1/3
47H	91H	9.0	18.25	27.25	36.7	1/3
48H	94H	9.125	18.625	27.75	36.0	1/3
69H	D5H	13.25	26.75	40.0	25	1/3
77H	77H	15.0	15.0	30.0	33.3	1/2
C7H	C7H	25.0	25.0	50.0	20	1/2
FFH	FFH	32.0	32.0	64.0	15.6	1/2




4.4 Software Control of Timer Output

The timer output can be controlled by software. As shown in Figure 4-5, a pulse with a minimum width of one instruction cycle 64/fx can be output.

Figure 4-5. Output of Pulse of 1-Instruction Cycle Width







5. WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The program memory of the $\mu PD6P9$ is a one-time PROM of 4074 \times 10 bits.

To write or verify this one-time PROM, the pins shown in Table 5-1 are used. Note that no address input pin is used. Instead, the address is updated by using the clock input from the CLK pin.

Table 5-1. Pins Used to Write/Verify Program Memory

Pin Name	Function
V _{PP}	Supplies voltage when writing/verifying program memory.
	Apply +12.5 V to this pin.
V _{DD}	Power supply.
	Supply +6 V to this pin when writing/verifying program memory.
CLK	Inputs clock to update address when writing/verifying program memory.
	By inputting a pulse four times to the CLK pin, the address of the program memory is updated.
MDo to MD3	Input to select the operation mode when writing/verifying program memory.
Do to D7	Inputs/outputs 8-bit data when writing/verifying program memory.
XIN, XOUT	Clock necessary for writing program memory. Connect a 4 MHz ceramic resonator to this pin.

5.1 Operating Mode When Writing/Verifying Program Memory

The μ PD6P9 is set in the program memory write/verify mode when +6 V is applied to the V_{DD} pin and +12.5 V is applied to the V_{PP} pin after the μ PD6P9 has been in the reset status (V_{DD} = 5 V, V_{PP} = 0 V) for a specific time. In this mode, the operating modes shown in Table 5-2 can be set by setting the MD₀ through MD₃ pins. Connect all the pins other than those shown in Table 5-1 to GND via pull-down resistors.

Table 5-2. Setting Operating Mode

		Setting of Op	erating Mode	Э		Operating Mode
V_{PP}	V _{DD}	MD₀	MD ₁	MD ₂	MD ₃	
+12.5 V	+6 V	Н	L	Н	L	Clear program memory address to 0
		L	Н	Н	Н	Write mode
		L	L	Н	Н	Verify mode
		Н	×	Н	Н	Program inhibit mode


×: don't care (L or H)

5.2 Program Memory Writing Procedure

The program memory is written at high speed by the following procedure.

- (1) Pull down the pins not used to GND via a resistor. Keep the CLK pin low.
- (2) Supply 5 V to the VDD pin. Keep the VPP pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10 μ s.
- (4) Wait for 2 ms until oscillation of the ceramic resonator connected across the XIN and XOUT pins stabilizes.
- (5) Set the program memory address 0 clear mode by using the mode setting pins.
- (6) Supply 6 V to VDD and 12.5 V to VPP.
- (7) Set the program inhibit mode.
- (8) Write data to the program memory in the 1 ms write mode.
- (9) Set the program inhibit mode.
- (10) Set the verify mode. If the data have been written to the program memory, proceed to (11). If not, repeat steps (8) through (10).
- (11) Additional writing of (number of times of writing in (8) through (10): $X \times 1$ ms.
- (12) Set the program inhibit mode.
- (13) Input a pulse to the CLK pin four times to update the program memory address (+1).
- (14) Repeat steps (8) through (13) up to the last address.
- (15) Set the 0 clear mode of the program memory address.
- (16) Change the voltages on the V_{DD} and V_{PP} pins to 5 V.
- (17) Turn off the power.


The following figure illustrates steps (2) through (13) above.



5.3 Program Memory Reading Procedure

- (1) Pull down the pins not used to GND via a resistor. Keep the CLK pin low.
- (2) Supply 5 V to the VDD pin. Keep the VPP pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10 μ s.
- (4) Wait for 2 ms until oscillation of the ceramic resonator connected across the XIN and XOUT pins stabilizes.
- (5) Set the program memory address 0 clear mode by using the mode setting pins.
- (6) Supply 6 V to VDD and 12.5 V to VPP.
- (7) Set the program inhibit mode.
- (8) Set the verify mode. Data of each address is output sequentially each time the clock pulse is input to the CLK pin four times.
- (9) Set the program inhibit mode.
- (10) Set the program memory address 0 clear mode.
- (11) Change the voltage on the VDD and VPP pins to 5 V.
- (12) Turn off the power.

The following figure illustrates steps (2) through (10) above.





6. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = +25^{\circ}C$)

Parameter	Symbol	Conditions		Rating	Unit
Power supply voltage	V _{DD}			-0.3 to +7.0	V
	VPP		-0.3 to +13.5	V	
Input voltage	Vı	K1/0, K1, S0, S1, S2		-0.3 to V _{DD} + 0.3	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
Output current, high	IOHNote	REM	Peak value	-30	mA
			rms	-20	mA
		LED	Peak value	-7.5	mA
			rms	-5	mA
		Per K _{VO} pin	Peak value	-13.5	mA
			rms	-9	mA
		Total for LED and Kijo pins	Peak value	-18	mA
			rms	-12	mA
Output current, low	I _{OL} Note	REM	Peak value	7.5	mA
			rms	5	mA
		LED	Peak value	7.5	mA
			rms	5	mA
Operating ambient temperature	Та		,	-40 to +85	°C
Storage temperature	T _{stg}			-65 to +150	°C

Note Calculate the rms with: [rms] = [Peak value] $\times \sqrt{\text{Duty}}$.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Power Supply Voltage Range ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	V _{DD}	fx = 3.5 to 4.5 MHz	2.2	3.0	3.6	V



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.2 to 3.6 V)

Item	Symbol		Co	onditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	K _{I/O}			0.7V _{DD}		V _{DD}	V
	V _{IH2}	Kı, S ₀ , S ₁ , S ₂			0.65V _{DD}		V _{DD}	V
Input voltage, low	V _{IL1}	K _{I/O}			0		0.3V _{DD}	V
	V _{IL2}	Kı, S ₀ , S ₁ , S ₂			0		0.15V _{DD}	V
Input leakage current,	ILIH1	Kı					3	μΑ
high		Vı = VDD, pull-d	/ı = V _{DD} , pull-down resistor not incorporated					
	I _{LIH2}	S ₀ , S ₁ , S ₂	So, S1, S2				3	μΑ
		-	/ı = V _{DD} , pull-down resistor not incorporated					
Input leakage current,	ILIL1	Kı Vı =	0 V				-3	μΑ
low	ILIL2	K1/0 V1 =	0 V				-3	μΑ
	Ішз	S ₀ , S ₁ , S ₂ V ₁ =	0 V				-3	μΑ
Output voltage, high	V _{OH1}	REM, LED, Kilo	0	Iон = $-0.3 mA$	0.8V _{DD}			V
Output voltage, low	V _{OL1}	REM, LED		lol = 0.3 mA			0.3	V
	V _{OL2}	K _{I/O}		$lol = 15 \mu A$			0.4	V
Output current, high	Іон1	REM		$V_{\text{DD}} = 3.0 \text{ V}, \text{ VoH} = 1.0 \text{ V}$	-5	-9		mA
	Іон2	K _{I/O}		$V_{\text{DD}} = 3.0 \text{ V}, \text{ VoH} = 2.2 \text{ V}$	-2.5	- 5		mA
Output current, low	I _{OL1}	K _{I/O}		$V_{\text{DD}} = 3.0 \text{ V}, \text{ Vol} = 0.4 \text{ V}$	30	70		μΑ
				$V_{\text{DD}} = 3.0 \text{ V}, \text{ Vol} = 2.2 \text{ V}$	100	220		μΑ
On-chip pull-down resistor	R ₁	Kı, So, S1, S2			75	150	300	kΩ
	R ₂	K _{I/O}			130	250	500	kΩ
Data retention power supply voltage	VDDOR	In STOP mode	Э		1.2		3.6	V
RAM retention detection voltage	VID					1.7	1.8	V
Supply current	I _{DD1}	Operation mode				1.1	2.2	mA
	I _{DD2}	HALT mode	fx =	4.0 MHz, VDD = 3 V ±10%		1.0	2.0	mA
	IDD3	STOP mode	V _{DD}	= 3 V ±10%		2.2	9.5	μΑ
			V _{DD}	= 3 V ±10%, T _A = 25°C		2.2	3.5	μΑ

AC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.2 \text{ to } 3.6 \text{ V}$)

	Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
*	Instruction execution time	tcy	μPD6P9M1		14	16	18.5	μs
*			μPD6P9M3		7	8	9.25	μs
	Kı, So, Sı high-level	tн			10			μs
	width		When releasing standby mode	In HALT mode	10			μs
				In STOP mode	Note			μs
	RESET low-level width	trsl			10			μs

- **Note** $10 + 284/\text{fx} + \text{oscillation growth time } (\mu PD6P9M1), 10 + 270/\text{fx} + \text{oscillation growth time } (\mu PD6P9M3)$
- * Remark toy = 64/fx (μPD6P9M1), toy = 32/fx (μPD6P9M3) (fx: System clock oscillation frequency)

POC Circuit (T_A = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
POC detection voltage ^{Note}	VPOC			2.0	2.2	V


Note Refers to the voltage with which the POC circuit releases an internal reset. If VPOC < VDD, the internal reset is released.

From the time of $V_{POC} \ge V_{DD}$ until the internal reset takes effect, lag of up to 1 ms occurs. When the period of $V_{POC} \ge V_{DD}$ lasts less than 1 ms, the internal reset may not take effect.

System Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 2.2 to 3.6 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fx		3.5	4.0	4.5	MHz
(ceramic resonator)						

* External circuit example



Remark For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.



PROM Programming Mode

DC programming characteristics (TA = 25°C, VDD = 6.0 \pm 0.25 V, VPP = 12.5 \pm 0.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Other than CLK	0.7V _{DD}		V _{DD}	V
	V _{IH2}	CLK	V _{DD} - 0.5		V _{DD}	V
Input voltage, low	V _{IL1}	Other than CLK	0		0.3V _{DD}	V
	V _{IL2}	CLK	0		0.4	V
Input leakage current	Li	VIN = VIL OR VIH			10	μΑ
Output voltage, high	Vон	lон = −1 mA	V _{DD} - 1.0			V
Output voltage, low	Vol	IoL = 1.6 mA			0.4	V
V _{DD} supply current	IDD				30	mA
VPP supply current	IPP	MD0 = VIL, MD1 = VIH			30	mA

Cautions 1. Keep VPP to within +13.5 V including overshoot.

2. Apply VDD before VPP and turns it off after VPP.




AC programming characteristics (TA = 25°C, VDD = 6.0 \pm 0.25 V, VPP = 12.5 \pm 0.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time ^{Note 1} (to MD₀↓)	tas		2			μs
MD₁ setup time (to MD₀↓)	t _{M1S}		2			μs
Data setup time (to MD₀↓)	tos		2			μs
Address hold time ^{Note 1} (from MD ₀ ↑)	tан		2			μs
Data hold time (from MD₀↑)	tон		2			μs
Delay time from MD₀↑ to data output float	tor		0		130	ns
V _{PP} setup time (to MD₃↑)	tvps		2			μs
V _{DD} setup time (to MD₃↑)	tvds		2			μs
Initial program pulse width	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw		0.95		21.0	ms
MD₀ setup time (to MD₁↑)	tmos		2			μs
Delay time from MD₀↓ to data output	tov	MD0 = MD1 = VIL			1	μs
MD₁ hold time (from MD₀↑)	t м1H	tм1++tм1R ≥ 50 <i>μ</i> s	2			μs
MD₁ recovery time (to MD₀↓)	t _{M1R}		2			μs
Program counter reset time	tpcr		10			μs
CLK input high-/low-level width	txH, txL		0.125			μs
CLK input frequency	fx				4.19	MHz
Initial mode set time	tı		2			μs
MD₃ setup time (to MD₁↑)	tмзs		2			μs
MD₃ hold time (from MD₁↓)	tмзн		2			μs
MD₃ setup time (to MD₀↓)	tмзsr	When program memory is read	2			μs
Delay time from address ^{Note 1} to data output	toad	When program memory is read			2	μs
Hold time from addressNote 1 to data output	thad	When program memory is read	0		130	ns
MD₃ hold time (from MD₀↑)	tмзня	When program memory is read	2			μs
Delay time from MD₃↓ to data output float	tofr	When program memory is read			2	μs
Reset setup time	tres		10			μs
Oscillation stabilization wait timeNote 2	twait		2			ms


Notes 1. The internal address signal is incremented at the falling edge of the third clock of CLK.

2. Connect a 4 MHz ceramic resonator between the $X_{\mbox{\scriptsize IN}}$ and $X_{\mbox{\scriptsize OUT}}$ pins.


Program Memory Write Timing





Program Memory Read Timing





7. CHARACTERISTIC CURVES (REFERENCE VALUES) (µPD6P9M1)















8. APPLICATION CIRCUIT EXAMPLE


Example of Application to System

• Remote-control transmitter (48 keys accommodated, mode selection switch accommodated)



Note S2: Set to STOP mode release disabled

· Remote-control transmitter (56 keys accommodated)




Note S2: Set to STOP mode release enabled

· Remote-control transmitter (56 keys accommodated, mode selection switch accommodated)

Data can be read from the K_{VO0} to K_{VO7} pins by connecting a pull-up resistor of approx. 50 k Ω and a switch to these pins (which then become high level when the switch is on and low level when off). Set the K_{VO0} to K_{VO7} pins to input mode at this time. Reading data from these pins enables multiple output data to be obtained for the same key input.


A pull-up resistor can be connected to any of pins $K_{1/00}$ to $K_{1/07}$ (the figure below shows an example of when a pull-up resistor is connected to the $K_{1/05}$ pin).



Note S2: Set to STOP mode release enabled

9. PACKAGE DRAWING

20-PIN PLASTIC SSOP (7.62 mm (300))



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS		
Α	6.65±0.15		
В	0.475 MAX.		
С	0.65 (T.P.)		
D	$0.24^{+0.08}_{-0.07}$		
Е	0.1±0.05		
F	1.3±0.1		
G	1.2		
Н	8.1±0.2		
ı	6.1±0.2		
J	1.0±0.2		
K	0.17±0.03		
L	0.5		
М	0.13		
N	0.10		
Р	3°+5°		
Т	0.25		
U	0.6±0.15		
	COOMO CE EAA O		

S20MC-65-5A4-2

★ 10. RECOMMENDED SOLDERING CONDITIONS

The μ PD6P9 must be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 10-1. Surface Mounting Soldering Conditions

(1) μ PD6P9M1MC-5A4: 20-pin plastic SSOP (7.62 mm (300)) μ PD6P9M3MC-5A4: 20-pin plastic SSOP (7.62 mm (300))

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrated reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-103-2
Wave soldering	Solder bath temperature: 260°C max, Time: 10 seconds max., Count: once, preheating temperature: 120°C max. (package surface temperature) Exposure limit: 3 days Note (after that, prebake at 125°C for 10 hours)	WS60-103-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

(2) μ PD6P9M1MC-5A4-A: 20-pin plastic SSOP (7.62 mm (300)) μ PD6P9M3MC-5A4-A: 20-pin plastic SSOP (7.62 mm (300))

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrated reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	IR60-103-3
Wave soldering	For details, contact an NEC Electronics sales representative.	-
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Products that have the part numbers suffixed by "-A" are lead-free products.



APPENDIX A. DEVELOPMENT TOOLS

A PROM programmer, program adapter, and an emulator are provided for the μ PD6P9.

Hardware

• PROM programmer (AF-9706Note, AF-9708Note, AF-9709Note)

These PROM programmers support the μ PD6P9.

By connecting a program adapter to this PROM programmer, the μ PD6P9 can be programmed.

Note These are products of Ando Electric Co., Ltd. For details, consult Ando Electric Co., Ltd. (TEL: +81-3-3733-1163).

• Program adapter (PA-61P34BMC)

This is used to program the μ PD6P9 in combination with the AF-9706, AF-9708, or AF-9709.

★ • Emulator (EB-69^{Note 1}, EB-69A^{Note 1, 2})

This is used to emulate the μ PD6P9.

Use the EB-69 for the μ PD6P9M1, and the EB-69A for the μ PD6P9M3.

- **Notes 1.** These are products of Naito Densei Machida Mfg. Co., Ltd. For details, contact Naito Densei Machida Mfg. Co., Ltd. (+81-45-475-4191).
 - 2. Under development

Software

• Assembler (AS6133 Ver. 2.22 or later)

This is a development tool for remote control transmitter software.

Part Number List of AS6133


Host Machine	os	Supply Medium	Part Number
PC-9800 series	MS-DOS TM (Ver. 5.0 to Ver. 6.2)	3.5-inch 2HD	μS5A13AS6133
(CPU: 80386 or later)			
IBM PC/AT TM compatible	MS-DOS (Ver. 6.0 to Ver. 6.22)	3.5-inch 2HC	μS7B13AS6133
	PC DOS TM (Ver. 6.1 to Ver. 6.3)		

Caution Although Ver.5.0 or later has a task swap function, this function cannot be used with this software.

APPENDIX B. EXAMPLE OF REMOTE CONTROL TRANSMISSION FORMAT (In the case of NEC transmission format in command one-shot transmission mode)


Caution When using the NEC transmission format, please apply for a custom code at NEC Electronics.

(1) REM output waveform (from <2> on, the output is made only when the key is kept pressed)




Remark If the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (LED) can be reduced by sending the reader code and the stop bit from the second time.


(2) Enlarged waveform of <1>




(3) Enlarged waveform of <3>




(4) Enlarged waveform of <2>



(5) Carrier waveform (enlarged waveform of each code's high period)



(6) Bit array of each code



Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, not only fully decode (make sure to check Data Code as well) the total 32 bits of the 16-bit custom codes (Custom Code, Custom Code') and the 16-bit data codes (Data Code, Data Code) but also check to make sure that no signals are present.



NOTES FOR CMOS DEVICES -

1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.



Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd.

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65030

• Sucursal en España Madrid, Spain

Tel: 091-504 27 87

• Succursale Française Vélizy-Villacoublay, France

Tel: 01-30-675800

Filiale Italiana Milano, Italy

Tel: 02-66 75 41

Branch The Netherlands

Eindhoven, The Netherlands Tel: 040-2654010

Tyskland Filial

Taeby, Sweden Tel: 08-63 87 200

United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133

Hong Kong Tel: 2886-9318

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-558-3737

NEC Electronics Shanghai Ltd.

Shanghai, P.R. China Tel: 021-5888-5400

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 6253-8311

J05.6



MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT and PC DOS are trademarks of International Business Machines Corporation.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of August, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
 property rights of third parties by or arising from the use of NEC Electronics products listed in this document
 or any other liability arising from the use of such products. No license, express, implied or otherwise, is
 granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).