

### Description

The  $\mu$ PD8041AH and  $\mu$ PD8741A are programmable peripheral interface controllers intended for use in master/slave configurations with 8048, 8080A, 8085A, 8086, and other 8- and 16-bit microprocessors. The  $\mu$ PD8041AH/8741A functions as a totally self-sufficient controller with its own program and data memory to effectively unburden the master CPU from I/O handling and peripheral control functions.

The bus structure and data and status registers of the  $\mu$ PD8041AH/8741A allow easy interface to the master processor bus. This enables the processor to perform control tasks which offload main system processing and more efficiently distribute processing functions.

The  $\mu$ PD8041AH/8741A contains an 8-bit CPU, 1K  $\times$  8 program memory, 64  $\times$  8 data memory, 18 I/O lines, a counter/timer, and a clock generator. The program memory for the  $\mu$ PD8041AH is factory mask-programmed, while program memory for the  $\mu$ PD8741A is UV EPROM for more flexibility.


### Features

- Complete single chip microcomputer
  - 8-bit CPU
  - 1K  $\times$  8 ROM
  - 64  $\times$  8 RAM
  - 8-bit timer/counter
  - 18 I/O lines
- 8048-, 8080A-, 8085A-, 8086-compatible bus structure
- Asynchronous slave-to-master interface
  - 8-bit status register
  - Two data registers
- Interrupt, DMA, or polled operation
- Expandable I/O
- Single +5 V power supply

### Ordering Information

Part Number	Package Type	Max Frequency of Operation
$\mu$ PD8041AHC	40-pin plastic DIP	11 MHz
$\mu$ PD8741AD	40-pin cerdip with quartz window	6 MHz

### Pin Configuration



### Pin Identification

No.	Symbol	Function
1	T0	Testable input 0
2	XTAL1	Crystal input 1
3	XTAL2	Crystal input 2
4	RESET	Reset input
5	SS	Single step input
6	CS	Chip select input
7	EA	External access input
8	RD	Read strobe input
9	A <sub>0</sub>	Address input 0
10	WR	Write strobe output
11	SYNC	SYNC output
12-19	D <sub>0</sub> -D <sub>7</sub>	Bidirectional data bus
20	V <sub>SS</sub>	Ground potential
21-24, 35-38	P <sub>20</sub> -P <sub>27</sub>	Quasi-bidirectional Port 2
25	PROG	Program pulse output
26	V <sub>DD</sub>	Programming supply voltage
27-34	P <sub>10</sub> -P <sub>17</sub>	Quasi-bidirectional Port 1
39	T1	Testable input 1
40	V <sub>CC</sub>	Primary power supply

83-002894A

**Pin Functions****XTAL1 (Crystal 1)**

XTAL1 is one side of the crystal or external oscillator or external frequency source.

**XTAL2 (Crystal 2)**

XTAL2 is the other side of the crystal or frequency source.

**T0 (Test 0)**

T0 is the testable input using conditional transfer functions JT0, and JNT0. T0 can also be used during programming as a testable flag.

**T1 (Test 1)**

T1 is the testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.

**RESET (Reset)**

An active low on RESET initializes the processor. RESET is also used for PROM programming, verification, and power-down.

**SS (Single Step)**

An active low on SS, together with the SYNC output, allows the processor to single step through each instruction in program memory.

**EA (External Access)**

An active high on EA disables internal program memory and fetches and accesses external program memory.

**RD (Read)**

RD will pulse low when the processor reads data and status words from the data bus buffer or status register.

**WR (Write)**

WR will pulse low when the processor writes data or status words to the data bus buffer or status register.

**D0–D7 (Data Bus)**

D0–D7 is a three-state, bidirectional data bus. D0–D7 interfaces the μPD8041AH/8741A to the 8-bit master system's data bus.

**P10–P17 (Port 1)**

P10–P17 is an 8-bit quasi-bidirectional port.

**P20–P27 (Port 2)**

P20–P27 is an 8-bit quasi-bidirectional port. P20–P23 output the high-order four bits of the address during an external program memory fetch. P20–P23 also function as a 4-bit I/O bus for the μPD82C43 I/O port expander. P24–P27 can be used as port lines or interrupt requests (IBF and OBF) and DMA handshake signals (DRQ and DACK).

**PROG (Program Pulse)**

PROG is used in programming the μPD8041AH/8741A. PROG is also used as an output pulse during a fetch when interfacing with the μPD82C43 I/O port expander.

**VCC (Primary Power Supply)**

VCC is the primary power supply. VCC must be +5 V during programming and operation of the μPD8041AH.


**VDD (Programming Supply Voltage)**

VDD is the programming supply voltage for programming the μPD8741AH. It is +5 V for normal operation of the μPD8041AH/8741A. VDD is also the low power standby input for the ROM version.

**VSS (Ground)**

VSS is ground potential.

### Block Diagram



83-002895B

### Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Power supply voltage, $V_{CC}$	-0.5 V to +7.0 V
Power supply voltage, $V_{DD}$	-0.5 V to +7.0 V
Input voltage, $V_{IN}$	-0.5 V to +7.0 V
Output voltage, $V_O$	-0.5 V to +7.0 V
Operating temperature, $T_{OPT}$	$0^\circ\text{C}$ to $+70^\circ\text{C}$
Storage temperature, $T_{STG}$	$-65^\circ\text{C}$ to $+150^\circ\text{C}$

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Capacitance

$T_A = 25^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_I$			10	pF	
Output capacitance	$C_{IO}$			20	pF	

### DC Characteristics

T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = V<sub>DD</sub> = +5 V ± 10%; μPD8041AH: V<sub>DD</sub> = +5 V ± 5%; μPD8741A: V<sub>SS</sub> = 0 V

Parameter	Symbol	Limits				Unit	Test Conditions
		μPD8741A		μPD8041AH			
		Min	Max	Min	Max		
Input voltage low	V <sub>IL</sub>	-0.5	0.8	-0.5	0.8	V	All except X1, X2, and RESET
	V <sub>IL1</sub>	-0.5	0.6	-0.5	0.6	V	X1, X2, RESET
Input voltage high	V <sub>IH</sub>	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V	Except X1, X2, and RESET
	V <sub>IH1</sub>	3.8	V <sub>CC</sub>	3.8	V <sub>CC</sub>	V	X1, X2, RESET
Output voltage low	V <sub>OL</sub>		0.45		0.45	V	D <sub>0</sub> -D <sub>7</sub> , SYNC, I <sub>OL</sub> = 2.0 mA
	V <sub>OL1</sub>		0.45		0.45	V	Except PROG, I <sub>OL</sub> = 1.0 mA
	V <sub>OL2</sub>		0.45		0.45	V	PROG, I <sub>OL</sub> = 1.0 mA
Output voltage high	V <sub>OH</sub>	2.4		2.4		V	D <sub>0</sub> -D <sub>7</sub> , I <sub>OH</sub> = -400 μA
	V <sub>OH1</sub>	2.4		2.4		V	All other outputs: I <sub>OH</sub> = -50 μA
Input current low	I <sub>LI</sub>		0.5		0.5	mA	P <sub>10</sub> -P <sub>17</sub> , P <sub>20</sub> -P <sub>27</sub> : V <sub>IL</sub> = 0.8 V
	I <sub>LI1</sub>		0.2		0.2	mA	SS, RESET; V <sub>IL</sub> = 0.8 V
Input leakage current	I <sub>IL</sub>		± 10		± 10	μA	T <sub>0</sub> , T <sub>1</sub> , RD, WR, CS, EA, A <sub>0</sub> , V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Output leakage current	I <sub>OL</sub>		± 10		± 10	μA	D <sub>0</sub> -D <sub>7</sub> , High Z state, V <sub>SS</sub> + 0.45 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Supply current (total)	I <sub>DD</sub>		15		15	mA	V <sub>DD</sub>
	I <sub>DD</sub> + I <sub>CC</sub>		135		125	mA	

### AC Characteristics

T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = V<sub>DD</sub> = +5 V ± 10% V<sub>SS</sub> = 0 V

#### DBB Read

Parameter	Symbol	Limits				Unit	Test Conditions
		μPD8741A		μPD8041AH			
		Min	Max	Min	Max		
CS, A <sub>0</sub> setup to RD ↓	t <sub>AR</sub>	300		0		ns	
CS, A <sub>0</sub> hold after RD ↑	t <sub>RA</sub>	30		0		ns	
RD pulse width	t <sub>RR</sub>	300		160		ns	
CS, A <sub>0</sub> , to data out delay	t <sub>AD</sub>		370		130	ns	μPD8041A / 8741A: C <sub>L</sub> = 150 pF μPD8041AH: C <sub>L</sub> = 100 pF
RD ↓ to data out delay	t <sub>RD</sub>		200		130	ns	μPD8041A / 8741A: C <sub>L</sub> = 150 pF μPD8041AH: C <sub>L</sub> = 100 pF
RD ↑ to data float delay	t <sub>DF</sub>		140		85		
Cycle time	t <sub>CY</sub>	2.5	15	1.36	15	ns	

## AC Characteristics (cont)

T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = V<sub>DD</sub> = +5V ± 10% V<sub>SS</sub> = 0V

### DBB Write

Parameter	Symbol	Limits				Unit	Test Conditions
		μPD8741A		μPD8041AH			
		Min	Max	Min	Max		
CS, A <sub>0</sub> setup to WR ↓	t <sub>AW</sub>	0		0		ns	
CS, A <sub>0</sub> hold after WR ↑	t <sub>WA</sub>	0		0		ns	
WR pulse width	t <sub>WW</sub>	250		160		ns	μPD8041A / 8741A: t <sub>CV</sub> = 2.5 μs
Data setup to WR ↑	t <sub>DW</sub>	150		130		ns	
Data hold after WR ↑	t <sub>WD</sub>	0		0		ns	


### Port 2

Parameter	Symbol	Limits				Unit	Test Conditions
		μPD8741A		μPD8041AH			
		Min	Max	Min	Max		
Port control setup to PROG ↓	t <sub>CP</sub>	110		100		ns	μPD8041AH: C <sub>L</sub> = 80 pF
Port control hold after PROG ↓	t <sub>PC</sub>	100		60		ns	μPD8041AH: C <sub>L</sub> = 20 pF
Input data setup to PROG ↓	t <sub>PR</sub>		810		650	ns	μPD8041AH: C <sub>L</sub> = 80 pF
Input data hold time	t <sub>PF</sub>	0	150	0	150	ns	μPD8041AH: C <sub>L</sub> = 20 pF
Output data setup time	t <sub>DP</sub>	250		200		ns	μPD8041AH: C <sub>L</sub> = 80 pF
Output data hold time	t <sub>PD</sub>	65		65		ns	μPD8041AH: C <sub>L</sub> = 20 pF
PROG pulse width	t <sub>pp</sub>	1200		700		ns	

### DMA


Parameter	Symbol	Limits				Unit	Test Conditions
		μPD8741A		μPD8041AH			
		Min	Max	Min	Max		
DACK setup time to RD, WR	t <sub>ACC</sub>	0		0		ns	
DACK hold time after RD, WR	t <sub>CAC</sub>	0		0		ns	
Data output delay after DACK	t <sub>ACD</sub>		225		130	ns	μPD8041A / 8741A: C <sub>L</sub> = 150 pF
DRQ clear delay time after RD, WR	t <sub>CRO</sub>		200		130	ns	μPD8041AH: C <sub>L</sub> = 100 pF

### AC Timing Test Points




**Timing Waveforms**


**Read Operation (DBBOUT Register)**




**Write Operation (DBBIN Register)**




**PORT 2**



**DMA**



**PORT (EA = 1)**




### Functional Description

Two data bus buffers, an 8-bit status register, the  $\overline{RD}$  and  $\overline{WR}$  inputs, and expandable I/O lines enhance the μPD8041AH/8741A. These features enable easier master/slave interface and increased functionality.

#### Data Bus Buffers

Figure 1 shows how the input and output data bus buffers enable a smooth data flow to and from the master processors.

Figure 1. Data Bus Buffers



#### Status Register

The 8-bit status register includes four user-definable bits, ST<sub>4</sub>–ST<sub>7</sub>. Use the MOV STS, A instruction (90H) to define bits ST<sub>4</sub>–ST<sub>7</sub> by moving accumulator bits 4–7 to bits 4–7 of the status register. Bits ST<sub>0</sub>–ST<sub>3</sub> are not affected.

Figure 2 shows the format of the status register.


Figure 2. Status Register Format

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
ST <sub>7</sub>	ST <sub>6</sub>	ST <sub>5</sub>	ST <sub>4</sub>	F1	F0	IBF	OBF

#### $\overline{RD}$ and $\overline{WR}$

The  $\overline{RD}$  and  $\overline{WR}$  inputs are edge-sensitive. Figure 3 shows that status bits  $\overline{IBF}$ , OBF, F1, and F0 are affected on the trailing edge at  $\overline{RD}$  or  $\overline{WR}$ .

Figure 3.  $\overline{RD}$  and  $\overline{WR}$  Inputs



#### Port 24–Port 27

P<sub>24</sub> and P<sub>25</sub> can be used as either port lines or buffer status flag lines. This allows you to make OBF and  $\overline{IBF}$  status available externally to interrupt the master processor. Upon execution of the EN FLAGS instruction (F5H), P<sub>24</sub> becomes the OBF pin. When a 1 is written to P<sub>24</sub>, the OBF pin is enabled and the status of OBF is output. A<sub>0</sub> to P<sub>24</sub> disables the OBF pin AND the pin remains low. This pin indicates valid data is available from the μPD8041AH/8741A.

An EN FLAGS instruction execution also enables P<sub>25</sub> to indicate that the μPD8041AH/8741A is ready to accept data. A<sub>1</sub> written to P<sub>25</sub> enables the  $\overline{IBF}$  pin and the status of  $\overline{IBF}$  is available on P<sub>25</sub>. A<sub>0</sub> written to P<sub>25</sub> disables the  $\overline{IBF}$  pin. If OBF is not true, the data at the data bus is invalid.

P<sub>26</sub> and P<sub>27</sub> can be used as either port lines or DMA handshake lines to allow DMA interface. The EN DMA instruction (E5H) enables P<sub>26</sub> and P<sub>27</sub> to be used as DRQ (DMA request) and  $\overline{DACK}$  (DMA acknowledge), respectively.

When a 1 is written to P<sub>26</sub>, DRQ is activated and a DMA request is issued. The EN DMA instruction deactivates DRQ. You can also deactivate DRQ by adding  $\overline{DACK}$  with RD or  $\overline{WR}$ . Execution of the EN DMA instruction enables P<sub>27</sub> ( $\overline{DACK}$ ) to function as a chip select input for the data bus buffer registers during DMA transfers.

**Instruction Set**

Mnemonic	Operand	Operation	Operation Code										Flags						
			D7	D6	D5	D4	D3	D2	D1	D0	Cycles	Bytes	C	AC	F0	F1	IBF	OBF	ST <sub>4</sub> -ST <sub>7</sub>
<b>Accumulator</b>																			
ADD	A, # data	(A) ← (A) + data	0	0	0	0	0	0	1	1	2	2	•						
		d7 d6 d5 d4 d3 d2 d1 d0																	
ADD	A, Rr	(A) ← (A) + (Rr) r = 0-7	0	1	1	0	1	r	r	r	1	1	•						
ADD	A, @ Rr	(A) ← (A) + ((Rr)) r = 0-1	0	1	1	0	0	0	0	r	1	1	•						
ADDC	A, # data	(A) ← (A) + (C) + data	0	0	0	1	0	0	1	1	2	2	•						
		d7 d6 d5 d4 d3 d2 d1 d0																	
ADDC	A, Rr	(A) ← (A) + (C) + (Rr) r = 0-7	0	1	1	1	1	r	r	r	1	1	•						
ADDC	A, @ Rr	(A) ← (A) + (C) + ((Rr)) r = 0-1	0	1	1	1	0	0	0	r	1	1	•						
ANL	A, # data	(A) ← (A) AND data	0	1	0	1	0	0	1	1	2	2							
		d7 d6 d5 d4 d3 d2 d1 d0																	
ANL	A, Rr	(A) ← (A) AND (Rr) r = 0-7	0	1	0	1	1	r	r	r	1	1							
ANL	A, @ Rr	(A) ← (A) AND ((Rr)) r = 0-1	0	1	0	1	0	0	0	r	1	1							
CPL	A	(A) ← NOT (A)	0	0	1	1	0	1	1	1	1	1							
CLR	A	(A) ← 0	0	0	1	0	0	1	1	1	1	1							
DA	A		0	1	0	1	0	1	1	1	1	1	•						
DEC	A	(A) ← (A) - 1	0	0	0	0	0	1	1	1	1	1							
INC	A	(A) ← (A) + 1	0	0	0	1	0	1	1	1	1	1							
ORL	A, # data	(A) ← (A) OR data	0	1	0	0	0	0	1	1	2	2							
		d7 d6 d5 d4 d3 d2 d1 d0																	
ORL	A, Rr	(A) ← (A) OR (Rr) r = 0-7	0	1	0	0	1	r	r	r	1	1							
ORL	A, @ Rr	(A) ← (A) OR ((Rr)) r = 0-1	0	1	0	0	0	0	0	r	1	1							
RL	A	(AN + 1) ← (AN); N = 0-6 (A <sub>0</sub> ) ← (A <sub>7</sub> )	1	1	1	0	0	1	1	1	1	1							



### Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code													Flags								
			D7	D6	D5	D4	D3	D2	D1	D0	Cycles	Bytes	C	AC	F0	F1	IBF	OBF	ST <sub>4</sub> -ST <sub>7</sub>					
RLC	A	(AN + 1) ← (AN); N = 0-6 (A <sub>0</sub> ) ← (C) (C) ← (A <sub>7</sub> )	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	•				
RR	A	(AN) ← (AN + 1); N = 0-6 (A <sub>7</sub> ) ← (A <sub>0</sub> )	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1					
RRC	A	(AN) ← (AN + 1); N = 0-6 (A <sub>7</sub> ) ← (C) (C) ← (A <sub>0</sub> )	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	•				
SWAP	A	(A <sub>4</sub> -A <sub>7</sub> ) ↔ (A <sub>0</sub> -A <sub>3</sub> )	0	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1						
XRL	A, # data	(A) ← (A) XOR data	1	1	0	1	0	0	1	1	1	1	1	2	2									
XRL	A, Rr	(A) ← (A) XOR (Rr) r = 0-7	1	1	0	1	1	r	r	r	r	r	r	1	1									
XRL	A, @ Rr	(A) ← (A) XOR ((Rr)) r = 0-1	1	1	0	1	0	0	0	0	0	0	r	1	1									

**Instruction Set (cont)**

Mnemonic	Operand	Operation	Operation Code											Flags								
			D7	D6	D5	D4	D3	D2	D1	D0	Cycles	Bytes	C	AC	F0	F1	IBF	OBF	ST <sub>4</sub>	ST <sub>7</sub>		
<b>Branch</b>																						
DJNZ	Rr, addr	(Rr) ← (Rr) - 1; r = 0-7 if (Rr) ≠ 0; (PC <sub>0</sub> -PC <sub>7</sub> ) ← addr	1	1	1	0	1	1	1	0	1	r	r	r	2	2						
JB <sub>b</sub>	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if B <sub>b</sub> = 1 (PC) ← (PC) + 2 if B <sub>b</sub> = 0	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>	1	0	0	1	0	1	0	1	0	2	2						
JC	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	1	1	1	1	0	1	1	0	1	0	1	0	2	2						
JF0	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if F0 = 1 (PC) ← (PC) + 2 if F0 = 0	1	0	1	1	0	1	1	0	1	1	0	0	2	2						
JF1	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if F1 = 1 (PC) ← (PC) + 2 if F1 = 0	0	1	1	1	0	1	1	0	1	1	0	0	2	2						
JMP	addr	(PC <sub>8</sub> -PC <sub>10</sub> ) ← (addr <sub>8</sub> -addr <sub>10</sub> ) (PC <sub>0</sub> -PC <sub>7</sub> ) ← (addr <sub>0</sub> -addr <sub>7</sub> ) (PC <sub>11</sub> ) ← DBF	a <sub>10</sub>	a <sub>9</sub>	a <sub>8</sub>	0	0	1	0	1	0	0	0	0	2	2						
JMPP	@ A	(PC <sub>0</sub> -PC <sub>7</sub> ) ← (A)	1	0	1	1	0	0	1	0	0	1	1	1	2	1						
JNC	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	1	1	1	0	0	1	1	0	1	1	0	0	2	2						
JNIBF	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if IBF = 0 (PC) ← (PC) + 2 if IBF = 1	1	1	0	1	0	1	0	1	1	0	1	0	2	2						
JOBFB	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if OBF = 1 (PC) ← (PC) + 2 if OBF = 0	1	0	0	0	0	1	1	0	1	1	0	0	2	2						
JNT0	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if T0 = 0 (PC) ← (PC) + 2 if T0 = 1	0	0	1	0	0	1	1	0	1	1	0	0	2	2						
JNT1	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if T1 = 0 (PC) ← (PC) + 2 if T1 = 1	0	1	0	0	0	1	1	0	1	1	0	0	2	2						
JNZ	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if A = 0 (PC) ← (PC) + 2 if A = 1	1	0	0	1	0	1	0	1	1	0	1	0	2	2						
JTF	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if TF = 1 (PC) ← (PC) + 2 if TF = 0	0	0	0	1	0	1	0	1	1	0	1	0	2	2						
JT0	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	0	0	1	1	0	1	0	1	1	0	1	0	2	2						
JT1	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if T1 = 1 (PC) ← (PC) + 2 if T1 = 0	0	1	0	1	0	1	0	1	1	0	1	0	2	2						
JZ	addr	(PC <sub>0</sub> -PC <sub>7</sub> ) ← addr if A = 0 (PC) ← (PC) + 2 if A = 1	1	1	0	0	0	1	1	0	1	1	0	0	2	2						

## Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code																Flags						
			D7	D6	D5	D4	D3	D2	D1	D0	Cycles	Bytes	C	AC	F0	F1	IBF	OBF	ST <sub>4</sub> -ST <sub>7</sub>						
<b>Control</b>																									
EN I	Enable the external interrupt input		0	0	0	0	0	0	0	1	0	1	0	1	1	1	1	1	1	1					
DIS I	Disable the external interrupt input		0	0	0	0	1	0	1	0	1	0	1	0	1	1	1	1	1	1					
SEL RB0	(BS) ← 0		1	1	0	0	0	1	0	1	0	1	1	1	1	1	1	1	1	1					
SEL RB	(BS) ← 1		1	1	0	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1					
EN DMA	Enable DMA handshake		1	1	1	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1					
EN FLAGS	Enable interrupt to master device		1	1	1	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1					
<b>Data Moves</b>																									
MOV	A, # data	(A) ← data	0	0	1	0	0	0	1	1	1	1	1	1	1	2	2	2	2	2					
MOV	A, Rr	(A) ← (Rr); r = 0-7	1	1	1	1	1	1	1	r	r	r	r	r	1	1	1	1	1	1					
MOV	A, @Rr	(A) ← ((Rr)); r = 0-1	1	1	1	1	1	0	0	0	0	0	0	r	1	1	1	1	1	1					
MOV	A, PSW	(A) ← (PSW)	1	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1					
MOV	Rr, # data	(Rr) ← data; r = 0-7	1	0	1	1	1	1	1	r	r	r	r	d <sub>0</sub>	2	2	2	2	2	2					
MOV	Rr, A	(Rr) ← (A); r = 0-7	1	0	1	0	1	0	1	r	r	r	r	1	1	1	1	1	1	1					
MOV	@Rr, A	((Rr)) ← (A); r = 0-1	1	0	1	0	0	0	0	0	0	0	r	1	1	1	1	1	1	1					
MOV	@Rr, # data	((Rr)) ← data; r = 0-1	1	0	1	1	0	0	0	0	0	0	r	d <sub>0</sub>	2	2	2	2	2	2					
MOV	PSW, A	(PSW) ← (A)	1	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1					
MOV P	A, @A	(PC <sub>0</sub> -PC <sub>7</sub> ) ← (A) (A) ← ((PC))	1	0	1	0	0	0	0	1	1	1	1	1	2	1	1	1	1	1					
MOV P3	A, @A	(PC <sub>0</sub> -PC <sub>7</sub> ) ← (A) (PC <sub>8</sub> -PC <sub>10</sub> ) ← 011 (A) ← ((PC))	1	1	1	0	0	0	0	1	1	1	1	1	2	1	1	1	1	1					
XCH	A, Rr	(A) ↔ (Rr); r = 0-7	0	0	1	0	1	0	1	r	r	r	r	1	1	1	1	1	1	1					
XCH	A, @Rr	(A) ↔ ((Rr)); r = 0-1	0	0	1	0	0	0	0	0	0	0	r	1	1	1	1	1	1	1					
XCHD	A, @Rr	(A <sub>0</sub> -A <sub>3</sub> ) ↔ ((Rr)) <sub>0</sub> -((Rr)) <sub>3</sub> ; r = 0-1	0	0	1	1	0	0	0	0	0	0	r	1	1	1	1	1	1	1					





**Instruction Set (cont)****Symbol Definitions**

<b>Symbol</b>	<b>Description</b>
A	Accumulator
AC	Auxiliary carry flag
addr	Program memory address (12 bits)
B <sub>b</sub>	Bit designator (b = 0-7)
BS	Bank switch
BUS	Bus port
C	Carry flag
CLK	Clock signal
CNT	Event counter
D	Nibble designator (4 bits)
data	Number of expression (8 bits)
DBF	Memory bank flip-flop
F0, F1	Flags 0, 1
I	Interrupt
P	In-page operation designator
IBF	Input buffer full flag
Pp	Port designator (p = 1, 2 or 4-7)
PSW	Program status word

<b>Symbol</b>	<b>Description</b>
Rr	Register designator (r = 0, 1 or 0-7)
SP	Stack pointer
T	Timer
TF	Timer flag
T0, T1	Testable inputs 0, 1
X	External RAM
#	Prefix for immediate data
@	Prefix for indirect address
\$	Current value of program counter
(x)	Contents of external RAM location
((x))	Contents of memory location addressed by the contents of external RAM location
←	Replaced by
OBF	Output buffer full flag
DBB	Data bus buffer
AND	Logical product (logical AND)
OR	Logical sum (logical OR)
XOR	Exclusive-OR