

June 1997 Revised May 2003

NC7SZD384

TinyLogic® UHS 1-Bit Low Power Bus Switch with Level Shifting

General Description

The NC7SZD384 provides 1-bit of high-speed CMOS TTL-compatible bus switch. The low on resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 1-bit switch with a bus enable $(\overline{\text{OE}})$ signal. When $\overline{\text{OE}}$ is LOW, the switch is on and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is open and a high-impedance state exists between the two ports. Reduced voltage drive to the gate of the FET switch permits nominal level shifting of 5V to 3.3V through the switch.


Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- 5Ω switch connection between two ports
- Designed to be used in level-shifting applications
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level

Ordering Code:

| Order | Package | Product Code | | | |
|--------------|---------|--------------|---------------------------------------|---------------------------|--|
| Number | Number | Top Mark | Package Description | Supplied As | |
| NC7SZD384M5X | MA05B | 8Z4D | 5-Lead SOT23, JEDEC MO-178, 1.6mm | 3k Units on Tape and Reel | |
| NC7SZD384P5X | MAA05A | Z4D | 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide | 3k Units on Tape and Reel | |
| NC7SZD384L6X | MAC06A | A4 | 6-Lead MicroPak, 1.0mm Wide | 5k Units on Tape and Reel | |

Logic Symbol



Pin Descriptions


| Pin Name | Description |
|----------|-------------------|
| ŌĒ | Bus Switch Enable |
| Α | Bus A |
| В | Bus B |
| NC | No Connect |

Function Table


| ŌĒ | B _O | Function |
|----|----------------|------------|
| L | A _O | Connect |
| Н | HIGH-Z State | Disconnect |

Connection Diagrams

Pin Assignments for SC70 and SOT23



(Top View) Pad Assignments for MicroPak



(Top Thru View)

 $\label{eq:total_cond} \mbox{TinyLogic@ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{\tiny TM}} \mbox{ is a trademark of Fairchild Semiconductor Corporation.} \\$

© 2003 Fairchild Semiconductor Corporation

DS500016

Absolute Maximum Ratings(Note 1) **Recommended Operating**

+260°C

-0.5V to +7.0V Supply Voltage (V_{CC}) DC Switch Voltage (VS) -0.5V to +7.0VDC Input Voltage (V_{IN}) (Note 2) -0.5V to +7.0VDC Input Diode Current (I_{IK}) $V_{IN} < 0V$ -50 mA DC Output (I_{OUT}) Sink Current 128 mA DC V_{CC}/GND Current (I_{CC}/GND) ±100 mA Storage Temperature Range (T_{STG}) -65°C to +150°C

Junction Temperature under bias (T_J) +150°C

Junction Lead Temperature (T_L) (Soldering, 10 seconds)

Power Dissipation (PD) @ +85°C SOT23-5 SC70-5 150 mW

Conditions (Note 3)

Power Supply Operating (V_{CC}) 4.5V to 5.5V 0V to 5.5V Input Voltage (V_{IN}) Output Voltage (V_{OUT}) 0V to 5.5V

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0 ns/V to 5 ns Switch I/O 0 ns/V to DC -40°C to +85°C Operating Temperature (T_A)

Thermal Resistance (θ_{JA})

SOT23-5 300°C/Watt SC70-5 425°C/Watt

200 mW Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions

for actual device operation. Note 2: The input and output negative voltage ratings may be exceeded if

the input and output diode current ratings are observed Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| | | V _{CC} | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | | | | | |
|------------------|--|-----------------|--|-----------------|-------|-------|---------------------------------------|--|
| Symbol | I Parameter | (V) | Min | Typ (Note 4) | Max | Units | Conditions | |
| V _{IK} | Maximum Clamp Diode Voltage | 4.5 | | | -1.2 | -V | $I_{IN} = -18 \text{ mA}$ | |
| V _{IH} | HIGH Level Input Voltage | 4.5–5.5 | 2.0 | | | V | | |
| V _{IL} | LOW Level Input Voltage | 4.5–5.5 | | | 0.8 | V | | |
| V _{OH} | HIGH Level Output Voltage | 4.5–5.5 | | See Figure 3 | | V | $V_{IN} = V_{CC}$ | |
| II | Input Leakage Current | 0-5.5 | | | ±1.0 | μΑ | $0 \le V_{IN} \le 5.5V$ | |
| I _{OFF} | "OFF" Leakage Current | 5.5 | | | ±10.0 | μΑ | $0 \le A, B, \le V_{CC}$ | |
| R _{ON} | Switch On Resistance (Note 5) | 4.5 | | 5 | 7 | Ω | $V_{IN} = 0V$, $I_I = 64 \text{ mA}$ | |
| | | | | 5 | 7 | Ω | $V_{IN} = 0V, I_{I} = 30 \text{ mA}$ | |
| | | | | 35 | 50 | Ω | $V_{IN} = 2.4V, I_I = 15 \text{ mA}$ | |
| I _{CC} | Quiescent Supply Current | | | | | | $V_{IN} = V_{CC}$ or GND, $I_O = 0$ | |
| | Switch On | 5.5 | | 0.8 | 1.5 | mA | OE = GND | |
| | Switch Off | 5.5 | | | 10 | μΑ | $\overline{OE} = V_{CC}$ | |
| ΔI_{CC} | Increase in I _{CC} per Input (Note 6) | 5.5 | | 0.8 | 2.5 | mA | $\overline{OE} = 3.4V, I_O = 0,$ | |
| | | | | | | | Control Input only. | |

Note 4: All typical values are at $V_{CC} = 5.0V$, $T_A = 25$ °C.

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 6: Per TTL driven input ($V_{IN} = 3.4V$, control input only). A and B pins do not contribute to I_{CC} .

AC Electrical Characteristics

| | | | , , | = -40°C to +8 | | | | |
|--|---------------------------------------|-----------------|--|-----------------|------|-------|--|--------------|
| Symbol | Parameter | V _{CC} | $C_L = 50 \text{ pF, RU} = RD = 500\Omega$ | | | Units | Conditions | Figure |
| | | (V) | Min | Typ (Note 7) | Max | | | Number |
| t _{PHL} , t _{PLH} | Propagation Delay Bus to Bus (Note 8) | 4.5–5.5 | | | 0.25 | ns | V _I = OPEN | Figures 1, 2 |
| t _{PZL} , t _{PZH} | Output Enable Time | 4.5–5.5 | 1.5 | | 7.5 | | $V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH} | Figures 1, 2 |
| t _{PLZ} , t _{PHZ} | Output Disable Time | 4.5–5.5 | 1.0 | | 6.0 | ns | $V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ} | Figures 1, 2 |

Note 7: All typical values are $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$.

Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 9)

| Symbol Parameter | | Тур | Max | Units | Conditions |
|------------------|-------------------------------|-----|-----|-------|------------------------|
| C _{IN} | Control Pin Input Capacitance | 2 | 5 | pF | V _{CC} = 5.0V |
| C _{I/O} | Input/Output Capacitance | 4.5 | 10 | pF | $V_{CC} = 5.0V$ |

Note 9: T_A = 25°C f = 1MHz

AC Loading and Waveforms





FIGURE 1. AC Test Circuit


Note: Input driven by 50Ω source terminated in $50\Omega.$


 $\mathbf{C}_{\mathbf{L}}$ includes load and stray capacitance.

Input PRR = 1.0 MHz t_w = 500 ns.



DC Characteristics









FIGURE 3. Typical High Level Output Voltage vs. Supply Voltage

Tape and Reel Specification


TAPE FORMAT for SC70 and SOT23

| Package | Tape | Number | Cavity | Cover Tape | |
|------------|--------------------|-----------|--------|------------|--|
| Designator | Section | Cavities | Status | Status | |
| | Leader (Start End) | 125 (typ) | Empty | Sealed | |
| M5X, P5X | Carrier | 3000 | Filled | Sealed | |
| | Trailer (Hub End) | 75 (typ) | Empty | Sealed | |


TAPE DIMENSIONS inches (millimeters)



DIRECTION OF FEED -




SECTION A-A



BEND RADIUS NOT TO SCALE


| Package | Tape Size | DIM A | DIM B | DIM F | DIM K _o | DIM P1 | DIM W |
|---------|-----------|--------|--------|-------------------|--------------------|--------|-------------------|
| SC70-5 | 8 mm | 0.093 | 0.096 | 0.138 ± 0.004 | 0.053 ± 0.004 | 0.157 | 0.315 ± 0.004 |
| 3070-5 | 0 111111 | (2.35) | (2.45) | (3.5 ± 0.10) | (1.35 ± 0.10) | (4) | (8 ± 0.1) |
| SOT23-5 | 9 mm | 0.130 | 0.130 | 0.138 ± 0.002 | 0.055 ± 0.004 | 0.157 | 0.315 ± 0.012 |
| 30123-5 | 8 mm | (3.3) | (3.3) | (3.5 ± 0.05) | (1.4 ± 0.11) | (4) | (8 ± 0.3) |

Tape and Reel Specification (Continued) TAPE FORMAT for MicroPak Package Tape Number Cavity Cover Tape Designator Cavities Section Status Status Leader (Start End) 125 (typ) Empty Sealed L6X 5000 Filled Sealed Carrier Trailer (Hub End) 75 (typ) **Empty** Sealed 4.00 1.75±0.10 В 8.00 ^{+0.30} -0.10 3.50±0.05 -В -ø 0.50 ±0.05 SECTION B-B DIRECTION OF FEED SCALE:10X 0.254±0.020 C 0.70±0.05 SECTION A-A SCALE:10X **REEL DIMENSIONS** inches (millimeters) TAPE SLOT DETAIL X DETAIL X SCALE: 3X W1 С D N W2 W3 Tape В 7.0 0.059 0.512 0.795 2.165 0.331 + 0.059 / -0.0000.567 W1 + 0.078/-0.039 8 mm (177.8)(1.50)(13.00)(20.20)(55.00)(8.40 + 1.50 / -0.00)(14.40)(W1 + 2.00/-1.00)



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 2.00±0.20 0.65 B: 1.25±0.10 2.10±0.10 0.4 min 0.20 +0.10 LAND PATTERN RECOMMENDATION ◆ max 0.1 **②** SEE DETAIL A 0.9±.10 0.95±0.15 △ max 0.1 R0.14 GAGE PLANE R0.10 0.20 0.45 0.10 - 0.425 NOMINAL DETAIL A NOTES: A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A. MAA05ARevC B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. C. DIMENSIONS ARE IN MILLIMETERS. 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide Package Number MAA05A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com