

October 1996 Revised May 2003

## NC7SZ86

# TinyLogic® UHS 2-Input Exclusive-OR Gate

## **General Description**

The NC7SZ86 is a single 2-Input Exclusive-OR Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad  $V_{CC}$  operating range. The device is specified to operate over the 1.65V to 5.5V  $V_{CC}$  range. The inputs and output are high impedance when  $V_{CC}$  is 0V. Inputs tolerate voltages up to 6V independent of  $V_{CC}$  operating voltage.


#### **Features**

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- Ultra High Speed; t<sub>PD</sub> 2.9 ns typ into 50 pF at 5V V<sub>CC</sub>
- High Output Drive; ± 24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.65V to 5.5V
- Matches the performance of LCX when operated at 3.3V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

### **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ86M5X	MA05B	7Z86	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZ86P5X	MAA05A	Z86	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ86L6X	MAC06A	B3	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

## **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description
A, B	Input
Y	Output
NC	No Connect

#### **Function Table**

 $Y = A \oplus B$ 


Inp	Output	
Α	Υ	
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

H = HIGH Logic Level


L = LOW Logic Level

## **Connection Diagrams**

Pin Assignments for SC70 and SOT23



#### Pad Assignments for MicroPak



(Top Thru View)

 $\label{eq:total_cond} \mbox{TinyLogic@ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{\tiny TM}} \mbox{ is a trademark of Fairchild Semiconductor Corporation.} \\$ 

© 2003 Fairchild Semiconductor Corporation

DS012164

www.fairchildsemi.com

## **Absolute Maximum Ratings**(Note 1)

Supply Voltage (V<sub>CC</sub>)

## **Recommended Operating** Conditions (Note 2)

DC Input Voltage (V <sub>IN</sub> )	-0.5V to +6V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to +6V
DC Input Diode Current (I <sub>IK</sub> )	
$@V_{IN} < -0.5V$	–50 mA
@ V <sub>IN</sub> > 6V	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
@V <sub>OUT</sub> < -0.5V	−50 mA
$@V_{OUT} > 6V, V_{CC} = GND$	+20 mA
DC Output Current (I <sub>OUT</sub> )	± 50 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	± 50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C-+150°C
Junction Temperature under Bias $(T_J)$	150°C

SC70-5

150°C

260°C

-0.5V to +6V

(Soldering, 10 seconds) Power Dissipation (PD) @ +85°C SOT23-5

Junction Lead Temperature  $(T_L)$ ;

200 mW SC70-5 150 mW Supply Voltage Operating (V<sub>CC</sub>) 1.65V to 5.5V Supply Voltage Data Retention (V<sub>CC</sub>) 1.5V to 5.5V Input Voltage (V<sub>IN</sub>) 0V to 5.5V Output Voltage (V<sub>OUT</sub>) 0V to  $V_{CC}$ Operating Temperature (T<sub>A</sub>) -40°C-+85°C Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)  $V_{CC} = 1.8V$ ,  $2.5V \pm 0.2V$ 0 ns/V-20 ns/V  $V_{CC} = 3.3V \pm 0.3V$ 0 ns/V-10 ns/V  $V_{CC} = 5.0V \pm 0.5V$ 0 ns/V-5 ns/V Thermal Resistance  $(\theta_{JA})$ SOT23-5 300°C/W

**Note 1:** Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is

425°C/W

reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifi-

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub>	1	Γ <sub>A</sub> = +25°0	;	T <sub>A</sub> = -40°0	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Conditions	
Syllibol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V <sub>IH</sub>	HIGH Level Input Voltage	1.65 to 1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V		
		2.3 to 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
V <sub>IL</sub>	LOW Level Input Voltage	1.65 to 1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V		
		2.3 to 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		$0.3~V_{\rm CC}$	v		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		1.8	1.7	1.8		1.7				
		2.3	2.2	2.3		2.2		V	$V_{IN} = V_{IH}, \ V_{IL}$	$I_{OH} = -100~\mu A$
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29				$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1			
		1.8		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1	V	$V_{IN} = V_{IH} \ or \ V_{IL}$	$I_{OL}=100\;\mu A$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			I <sub>OL</sub> = 4 mA
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 to 5.5			±1		±10	μΑ	V <sub>IN</sub> = 5.5V, GND	
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μΑ	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5V	
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5			2.0		20	μΑ	$V_{IN} = 5.5V$ , GND	)

### **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$V_{CC}$ $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
		1.65	2.0	6.9	13.8	2.0	14.5			
t <sub>PLH</sub> ,	Propagation Delay	1.8	2.0	5.7	11.5	2.0	12			
t <sub>PHL</sub>		$2.5\pm0.2$	0.8	3.8	8.0	0.8	8.5	ns	$C_L = 15 pF$ ,	Figures 1, 3
		$3.3 \pm 0.3$	0.5	3.0	5.7	0.5	6.0		$R_L = 1 M\Omega$	., 0
		$5.0\pm0.5$	0.5	2.4	5.0	0.5	5.4			
t <sub>PLH</sub> ,	Propagation Delay	$3.3 \pm 0.3$	1.5	3.5	6.2	1.5	6.5	ns	$C_L = 50 \text{ pF},$	Figures
t <sub>PHL</sub>		$5.0 \pm 0.5$	8.0	2.9	5.4	1.0	5.8	115	$R_L = 500\Omega$	1, 3
C <sub>IN</sub>	Input Capacitance	0		4				pF		
C <sub>PD</sub>	Power Dissipation Capacitance	3.3		25				pF	(Note 3)	Figure 2
		5.0		31				PΓ	(INOIG 3)	i igule 2

Note 3: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:
I<sub>CCD</sub> = (C<sub>PD</sub>)(V<sub>CC</sub>)(f<sub>IN</sub>) + (I<sub>CC</sub>static).


## **AC Loading and Waveforms**



 $\mathbf{C}_{\mathbf{L}}$  includes load and stray capacitance

Input PRR = 1.0 MHz;  $t_w = 500 \text{ ns}$ 

FIGURE 1. AC Test Circuit



Input = AC Waveform;  $t_r = t_f = 1.8 \text{ ns}$ ;

 $PRR = 10 \; MHz; \; Duty \; Cycle = 50\%$ 

FIGURE 2. I<sub>CCD</sub> Test Circuit





FIGURE 3. AC Waveforms


# **Tape and Reel Specification**

TAPE FORMAT for SC70 and SOT23

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
M5X, P5X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

#### TAPE DIMENSIONS inches (millimeters)










BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-5	8 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
		(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	$(8 \pm 0.1)$
SOT23-5	8 mm	0.130	0.130	$0.138 \pm 0.002$	$0.055 \pm 0.004$	0.157	$0.315 \pm 0.012$
		(3.3)	(3.3)	$(3.5 \pm 0.05)$	$(1.4 \pm 0.11)$	(4)	$(8 \pm 0.3)$








www.fairchildsemi.com

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com