FAIRCHILD

NC7ST86 TinyLogic[™] HST 2-Input Exclusive-OR Gate

General Description

Features


- Space saving SOT23 or SC70 5-lead package
- $\blacksquare \text{ High Speed; } t_{PD} <\!\!8 \text{ ns typ, } V_{CC} = 5V, C_L = 15 \text{ pF}$

- E Low Quiescent Power; I_{CC} <1 μ A typ, V_{CC} = 5.5V
- Balanced Output Drive; 2 mA I_{OL}, -2 mA I_{OH}
- TTL-compatible inputs

Ordering Code:

	6 ic TM HS escription a single 2-Input tee, with TTL-con DS fabrication as eration. ESD pro s and outputs wi gain circuitry of issitivity to input cilitate TTL to N nce is similar to	high performanc npatible inputs. A sures high speed tection diodes in th respect to the fers high noise edge rate. The T VMOS/CMOS inf	t Exclusive-OR Gate Features Space saving SOT23 or SC7 High Speed; $t_{PD} < 8 \text{ ns typ}$, V Low Quiescent Power; $l_{CC} <$ Balanced Output Drive; 2 m/ TTL-compatible inputs	$C_{CC} = 5V, C_{L} = 15 \text{ pF}$ 1 µA typ, V _{CC} = 5.5V
Device performa output current dr Ordering (
output current dr Ordering (Order	Code: Package	Product Code	Package Description	Supplied As
Ordering Order Number	Code: Package Number	Top Mark		••
Ordering Order Number NC7ST86M5	Code: Package Number MA05B	Top Mark 8S86	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel
Ordering (Order Number NC7ST86M5 NC7ST86M5X	Code: Package Number	Top Mark	5-Lead SOT23, JEDEC MO-178, 1.6mm 5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel 3k Units on Tape and Reel
Ordering Order Number NC7ST86M5	Code: Package Number MA05B	Top Mark 8S86	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel

Logic Symbol



Connection Diagram

Function Table

Α


L

L

н

н

H = HIGH Logic Level L = LOW Logic Level



 $\mathbf{Y}=\mathbf{A}\oplus\mathbf{B}$

в

L

н

Т

н

Inputs

Pin Descriptions

Pin Names	Descriptions
А, В	Input
Y	Output

© 2000 Fairchild Semiconductor Corporation DS012183

www.fairchildsemi.com

Output

Υ

L

н

н

L

Т

Absolute Maximum Ratings(Note 1)

		Coi
Supply Voltage (V _{CC})	-0.5V to +7.0V	001
DC Input Diode Current (I _{IK})		Supp
$V_{IN} < -0.5V$	–20 mA	Inpu
$V_{IN} \ge V_{CC} + 0.5V$	+20 mA	Outp
DC Input Voltage (V _{IN})	–0.5V to V _{CC} +0.5V	Oper
DC Output Diode Current (I _{OK})		Inpu
$V_{OUT} < -0.5V$	–20 mA	٧ _c
$V_{OUT} > V_{CC} + 0.5V$	+20 mA	Ther
Output Voltage (V _{OUT})	–0.5V to V _{CC} +0.5V	SC
DC Output Source or Sink		SC
Current (I _{OUT})	±12.5 mA	
DC V _{CC} or Ground Current per		
Supply Pin (I _{CC} or I _{GND})	±25 mA	
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	
Junction Temperature (T _J)	150°C	Note 1
Lead Temperature (T _L);		age to without
(Soldering, 10 seconds)	260°C	power
Power Dissipation (P _D) @+85°C		does n tions.
SOT23-5	200 mW	Note 2
SC70-5	150 mW	

Recommended Operating

nditions (Note 2) ply Voltage 4.5V-5.5V ut Voltage (V_{IN}) $0V-V_{CC}$ $0V-V_{CC}$ put Voltage (V_{OUT}) $-40^\circ C$ to $+85^\circ C$ erating Temperature (T_A) ut Rise and Fall Time (t_r, t_f) CC = 5.0V 0–500 ns ermal Resistance (θ_{JA}) OT23-5 300°C/W C70-5 425°C/W

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics


Symbol	Parameter	V _{cc}	T _A = +25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
Cymbol	i ululiotoi	(V)	Min	Тур	Max	Min	Max	onno	Conditions
V _{IH}	HIGH Level Input Voltage	4.5-5.5	2.0			2.0		V	
V _{IL}	LOW Level Input Voltage	4.5-5.5			0.8		0.8	V	
V _{OH}	HIGH Level Output Voltage	4.5	4.4	4.5		4.4		V	$I_{OH}=-20~\mu\text{A},~V_{IN}=V_{IL},$
		4.5	4.18	4.35		4.13		V	$V_{IH} I_{OH} = -2 \text{ mA}$
V _{OL}	LOW Level Output Voltage	4.5		0	0.1		0.1	V	$I_{OL}=20~\mu\text{A},~V_{IN}=V_{IL},$
		4.5		0.10	0.26		0.33	V	$V_{IH} I_{OL} = 2 \text{ mA}$
I _{IN}	Input Leakage Current	5.5			±0.1		±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
I _{CC}	Quiescent Supply Current	5.5			1.0		10.0	μΑ	$V_{IN} = V_{CC}$ or GND
I _{CCT}	I _{CC} per Input	5.5			2.0		2.9	mA	One Input $V_{IN} = 0.5V$ or 2.4V,
									Other Input V _{CC} or GND

www.fairchildsemi.com

Symbol	Parameter	V _{CC} (V)	T _A = +25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	Fig. No.
			Min	Тур	Max	Min	Max	Units	Conditions	FIG. NO.
t _{PLH} ,	Propagation Delay	5.0		4.4	14			ns	C _L = 15 pF	
t _{PHL}		5.0		7.4	19			ns		
		4.5		6.6	18		22			Figures
		4.5		13.1	29		33	ns	C _L = 50 pF	1, 3
		5.5		5.6	16		20			
		5.5		12.5	28		32			
t _{TLH} ,	Output Transition Time	5.0		4	10			ns	$C_L = 15 \text{ pF}$	
t _{THL}		4.5		11	25		31		0 50 55	Figures 1, 3
		5.5		10	21		26	ns	C _L = 50 pF	1, 0
CIN	Input Capacitance	Open		2	10			pF		
CPD	Power Dissipation Capacitance	5.0		8		1		рF	(Note 3)	Figure 2


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by expression: $I_{CCD} = (C_{PD}) (V_{CC}) (f_{|N}) + (I_{CC} \text{ static}).$

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0 MHz, t_w = 500 ns

FIGURE 1. AC Test Circuit



Input = AC Waveforms; PRR = Variable; Duty Cycle = 50% FIGURE 2. I_{CCD} Test Circuit






FIGURE 3. AC Waveforms


www.fairchildsemi.com




www.fairchildsemi.com

4







Downloaded from Elcodis.com electronic components distributor

7

www.fairchildsemi.com