# FAIRCHILD

SEMICONDUCTOR

# NC7ST02 TinyLogic<sup>™</sup> HST 2-Input NOR Gate

### **General Description**

The NC7ST02 is a single 2-Input high performance CMOS NOR Gate, with TTL-compatible inputs. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation. ESD protection diodes inherently guard both inputs and output with respect to the  $V_{CC}$  and GND rails. High gain circuitry offers high noise immunity and reduced sensitivity to input edge rate. The TTL-compatible inputs facilitate TTL to NMOS/CMOS interfacing. Device performance is similar to MM74HCT but with % the output current drive of HC/HCT.

### February 1997 Revised June 2000

# NC7ST02 TinyLogic™ HST 2-Input NOR Gate

### **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7ST02M5	MA05B	8S02	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel
NC7ST02M5X	MA05B	8S02	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7ST02P5	MAA05A	T02	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	250 Units on Tape and Reel
NC7ST02P5X	MAA05A	T02	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel

**Features** 

TTL-compatible inputs

■ Space saving SOT23 or SC70 5-lead package

 $\blacksquare \text{ High Speed; } t_{PD} < 7 \text{ ns typ, } V_{CC} = 5V, C_L = 15 \text{ pF}$ 


 $\blacksquare$  Low Quiescent Power; I\_{CC} <1  $\mu A$  typ, V\_{CC} = 5.5V

■ Balanced Output Drive; 2 mA I<sub>OL</sub>, -2 mA I<sub>OH</sub>

Logic Symbol



### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description
А, В	Inputs
Y	Output

### **Function Table**

	$\mathbf{Y} = \mathbf{A} + \mathbf{B}$					
Inj	Inputs					
Α	В	Y				
L	L	Н				
L	н	L				
н	L	L				
н	н	L				

H = HIGH Logic Level L = LOW Logic Level

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation DS012186

www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

I			<u> </u>
	Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V	Co
	DC Input Diode Current (I <sub>IK</sub> )		Su
	$V_{IN} < -0.5V$	–20 mA	Inp
	$V_{IN} \ge V_{CC} + 0.5V$	+20 mA	Ou
	DC Input Voltage (VIN)	–0.5V to V <sub>CC</sub> +0.5V	Op
	DC Output Diode Current (I <sub>OK</sub> )		Inp
	V <sub>OUT</sub> < -0.5V	–20 mA	`
	$V_{OUT} > V_{CC} + 0.5V$	+20 mA	Th
	Output Voltage (V <sub>OUT</sub> )	–0.5V to V <sub>CC</sub> +0.5V	:
	DC Output Source or Sink		:
	Current (I <sub>OUT</sub> )	±12.5 mA	
	DC V <sub>CC</sub> or Ground Current per		
	Supply Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±25 mA	
	Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C	
	Junction Temperature (T <sub>J</sub> )	150°C	Note
	Lead Temperature (T <sub>L</sub> );		age witho
	(Soldering, 10 seconds)	260°C	powe
	Power Dissipation (P <sub>D</sub> ) @+85°C		does tions
	SOT23-5	200 mW	Note
	SC70-5	150 mW	

### Recommended Operating Conditions (Note 2)

Supply Voltage	4.5V-5.5V
Input Voltage (V <sub>I</sub> )	0V-V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V-V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC} = 5.0V$	0–500 ns
Thermal Resistance ( $\theta_{JA}$ )	
SOT23-5	300°C/W
SC70-5	425°C/W

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**


Symbol	Parameter	Vcc	$T_{A} = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Gymbol	ranameter	(V)	Min	Тур	Max	Min	Max	Units	Conditiona	
VIH	HIGH Level Input Voltage	4.5–5.5	2.0			2.0		V		
VIL	LOW Level Input Voltage	4.5–5.5			0.8		0.8	V		
V <sub>OH</sub>	HIGH Level Output Voltage	4.5	4.4	4.5		4.4			I <sub>OH</sub> = -20 μA	
		4.5	4.18	4.35		4.13		V	$V_{IN} = V_{IL}$	
									$I_{OH} = -2 \text{ mA}$	
V <sub>OL</sub>	LOW Level Output Voltage	4.5		0	0.1		0.1		$I_{OL} = 20 \ \mu A$	
		4.5		0.10	0.26		0.33	V	$V_{IN} = V_{IH}$	
									$I_{OL} = 2 \text{ mA}$	
I <sub>IN</sub>	Input Leakage Current	5.5			±0.1		±1.0	μA	$0 \le V_{IN} \le 5.5V$	
I <sub>CC</sub>	Quiescent Supply Current	5.5			1.0		10.0	μA	$V_{IN} = V_{CC}$ or GND	
I <sub>CCT</sub>	I <sub>CC</sub> per Input	5.5			2.0		2.9	mA	One Input $V_{IN} = 0.5V$ or 2.4V,	
									Other Input V <sub>CC</sub> or GND	

www.fairchildsemi.com

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Fig. No.	
		(V)	Min	Тур	Max	Min	Max	Units	conditions	Fig. NO.	
t <sub>PLH</sub> ,	Propagation Delay	5.0		3.5	12			ns	C <sub>L</sub> = 15 pF		
t <sub>PHL</sub>		5.0		6.3	17						
		4.5		6.1	16		20	ns	Figure 1, 3 C <sub>L</sub> = 50 pF	Figures	
		4.5		11.7	27		31			1, 3	
		5.5		4.2	14		18				
		5.5		11.4	26		30				
t <sub>TLH</sub> ,	Output Transition Time	5.0		4	10			ns	$C_L = 15 \text{ pF}$		
t <sub>THL</sub>		4.5		11	25		31	ns		Figures 1, 3	
		5.5		10	21		26	115	0L – 30 hL	., 0	
CIN	Input Capacitance	Open		2	10			pF			
CPD	Power Dissipation Capacitance	5.0		6				pF	(Note 3)	Figure 2	

Note 3: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:  $\mathbf{I}_{CCD} = (C_{PD}) \; (V_{CC}) \; (\mathbf{f}_{IN}) + (\mathbf{I}_{CCstatic}). \label{eq:lccd}$ 

### AC Loading and Waveforms



www.fairchildsemi.com

6 ns

t<sub>PHL</sub> V<sub>OH</sub>

0.0%

90%

10%

1.3V

1.3\


10%

-- 3.0V

GND

 $\rm V_{OL}$ 

t<sub>TLH</sub>



www.fairchildsemi.com

4

