## Features

- 2.5V or 3.3V operation
- 200-MHz clock support
- LVPECL or LVCMOS/LVTTL clock input
- LVCMOS-/LVTTL-compatible outputs
- 15 clock outputs: drive up to 30 clock lines
- 1X and 1/2X configurable outputs
- Output three-state control
- 350 ps max. output-to-output skew
- Pin compatible with MPC949, MPC9449
- Available in Commercial and Industrial temp. range
- 52-pin TQFP package


## Description

The CY29949 is a low-voltage $200-\mathrm{MHz}$ clock distribution buffer with the capability to select either a differential LVPECL or LVCMOS/LVTTL compatible input clocks. These clock sources can be used to provide for test clocks as well as the primary system clocks. All other control inputs are LVCMOS/LVTTL compatible. The 15 outputs are LVCMOS or LVTTL compatible and can drive $50 \Omega$ series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of $1: 30$.

The CY29949 is capable of generating 1X and 1/2X signals from a 1X source. These signals are generated and retimed internally to ensure minimal skew between the 1X and 1/2X signals. $\operatorname{SEL}(A: D)$ inputs allow flexibility in selecting the ratio of 1 X to $1 / 2 \mathrm{X}$ outputs.
The CY29949 outputs can also be three-stated via the MR/OE\# input. When MR/OE\# is set HIGH, it resets the internal flip-flops and three-states the outputs.


## Pin Description ${ }^{[1]}$

| Pin | Name | PWR | I/O | Description |
| :--- | :--- | :--- | :---: | :--- |
| 6 | PECL_CLK |  | I, PD | PECL Input Clock |
| 7 | PECL_CLK\# |  | I, PU | PECL Input Clock |
| 4,5 | TCLK(0,1) |  | I, PU | External Reference/Test Clock Input |
| 49,51 | QA(1,0) | VDDC | O | Clock Outputs |
| $42,44,46$ | QB(2:0) | VDDC | O | Clock Outputs |
| $31,33,35,37$ | QC(3:0) | VDDC | O | Clock Outputs |
| $16,18,20,22, ~$ <br> 24,28 | QD(5:0) | VDDC | O | Clock Outputs |
| $9,10,11,12$ | DSEL(A:D) |  | I, PD | Divider Select Inputs. When HIGH, selects $\div 2$ input divider. When LOW, <br> selects $\div 1$ input divider. |
| 2 | TCLK_SEL |  | I, PD | TCLK Select Input. When LOW, TCLK0 clock is selected and when <br> HIGH TCLK1 is selected. |
| 8 | MR/OE\# |  | I, PD | PECL Select Input. When HIGH, PECL clock is selected and when LOW <br> TCLK(0,1) is selected |
| 1 |  |  | Output Enable Input. When asserted LOW, the outputs are enabled and <br> when asserted HIGH, internal flip-flops are reset and the outputs are <br> three-stated. If more than 1 bank is being used in 2 mode, a reset must <br> be performed (MR/OE\# asserted high) after power-up to ensure that all <br> internal flip flops are set to the same state. |  |
| $17,21,25,32$, <br> $36,41,45,50$ | VDDC |  |  | 2.5V or 3.3V Power Supply for Output Clock Buffers |

Note:

1. $\mathrm{PD}=$ internal pull-down, $\mathrm{PU}=$ internal pull-up.

## Maximum Ratings ${ }^{[2]}$

Maximum Input Voltage Relative to $\mathrm{V}_{\mathrm{SS}}$ : ............ $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$
Maximum Input Voltage Relative to $\mathrm{V}_{\mathrm{DD}}: \ldots . . . . . . . . . . \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Storage Temperature: $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature:................................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Maximum ESD Protection............................................... 2 kV
Maximum Power Supply: 5.5 V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range:
$V_{S S}<\left(V_{\text {in }}\right.$ or $\left.V_{\text {out }}\right)<V_{D D}$
Unused inputs must always be tied to an appropriate logic voltage level (either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ).

DC Parameters $\left(V_{D D}=V_{D D C}=3.3 \mathrm{~V} \pm 10 \%\right.$ or $2.5 \mathrm{~V} \pm 5 \%$, over the specified temperature range)

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{PECL}$ _CLK single ended | 1.49 | - | 1.825 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{PECL}$ CLK single ended | 1.10 | - | 1.45 |  |
|  |  | All other inputs | $\mathrm{V}_{\text {SS }}$ | - | 0.8 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, PECL_CLK single ended | 2.135 | - | 2.42 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{PECL}$ CLK single ended | 1.75 | - | 2.0 |  |
|  |  | All other inputs | 2.0 | - | $V_{\text {DD }}$ |  |
| $\mathrm{I}_{\text {IL }}$ | Input Low Current ${ }^{[3]}$ |  | - | - | -100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current ${ }^{[3]}$ |  | - | - | 100 |  |
| $\mathrm{V}_{\mathrm{PP}}$ | Peak-to-Peak Input Voltage PECL_CLK |  | 300 | - | 1000 | mV |
| $\mathrm{V}_{\text {CMR }}$ | Common Mode Range ${ }^{[4]}$ PECL_CLK | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{DD}}-2.0$ | - | $\mathrm{V}_{\mathrm{DD}}-0.6$ | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{DD}}-1.2$ | - | $\mathrm{V}_{\mathrm{DD}}-0.6$ |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ${ }^{[5]}$ | $\mathrm{IOL}=20 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ${ }^{[5]}$ | $\mathrm{I}_{\mathrm{OH}}=-20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 2.5 | - | - | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | 1.8 |  | - |  |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent Supply Current |  | - | 5 | 7 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Dynamic Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \text {, Outputs @ } 100 \mathrm{MHz}, \\ & \mathrm{CL}=30 \mathrm{pF} \end{aligned}$ | - | 200 | - | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \text {, Outputs @ } 160 \mathrm{MHz}, \\ & \mathrm{CL}=30 \mathrm{pF} \end{aligned}$ | - | 330 | - |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text {, Outputs @ } 100 \mathrm{MHz}, \\ & \mathrm{CL}=30 \mathrm{pF} \end{aligned}$ | - | 140 | - |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text {, Outputs @ } 160 \mathrm{MHz}, \\ & \mathrm{CL}=30 \mathrm{pF} \end{aligned}$ | - | 235 | - |  |
| Zout | Output Impedance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 12 | 15 | 18 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | 14 | 18 | 22 |  |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance |  | - | 4 | - | pF |

## Notes:

2. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
3. Inputs have pull-up/pull-down resistors that effect input current.
4. The $\mathrm{V}_{\mathrm{CMR}}$ is the difference from the most positive side of the differential input signal. Normal operation is obtained when the "High" input is within the $\mathrm{V}_{\mathrm{CMR}}$ range and the input lies within the $V_{P P}$ specification.
5. Driving series or parallel terminated $50 \Omega$ (or $50 \Omega$ to $\mathrm{V}_{\mathrm{DD}} / 2$ ) transmission lines.

AC Parameters $\left(V_{D D}=V_{D D C}=3.3 \mathrm{~V} \pm 10 \%\right.$ or $2.5 \mathrm{~V} \pm 5 \%$, over the specified temperature range) ${ }^{[6]}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fmax | Input Frequency ${ }^{[7]}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - | - | 200 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | - | - | 170 |  |
| Tpd | PECL_CLK to Q Delay ${ }^{[7]}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 4.0 | - | 8.6 | ns |
|  | TCLK to Q Delay ${ }^{[7]}$ |  | 4.2 | - | 10.5 |  |
|  | PECL_CLK to Q Delay ${ }^{[7]}$ | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | 6.0 | - | 10.6 |  |
|  | TCLK to Q Delay ${ }^{[7]}$ |  | 6.2 | - | 10.5 |  |
| FoutDC | Output Duty Cycle ${ }^{\text {[7, } 8]}$ | Measured at VDD/2 | 45 | - | 55 | \% |
| tpZL, tpZH | Output Enable Time (all outputs) |  | 2 | - | 10 | ns |
| tpLZ, tpHZ | Output Disable Time (all outputs) |  | 2 | - | 10 | ns |
| Tskew | Output-to-Output Skew ${ }^{\text {[7,9] }}$ |  | - | 250 | 350 | ps |
| Tskew(pp) | Part-to-Part Skew ${ }^{[10]}$ | PECL_CLK to Q | - | 1.5 | 2.75 | ns |
|  |  | TCLK to Q | - | 2.0 | 4.0 |  |
| Tr/Tf | Output Clocks Rise/Fall Time ${ }^{[9]}$ | $\begin{aligned} & 0.8 \mathrm{~V} \text { to } 2.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{aligned}$ | 0.10 | - | 1.0 | ns |
|  |  | $\begin{aligned} & 0.6 \mathrm{~V} \text { to } 1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \end{aligned}$ | 0.10 | - | 1.3 |  |



Figure 1. LVCMOS_CLK CY29949 Test Reference for $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$


Figure 2. PECL_CLK CY29949 Test Reference for $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$

## Notes:

6. Parameters are guaranteed by design and characterization. Not $100 \%$ tested in production. All parameters specified with loaded outputs.
7. Outputs driving $50 \Omega$ transmission lines.
8. $50 \%$ input duty cycle.
9. See Figures 1 and 2.
10. Part-to-Part skew at a given temperature and voltage.


Figure 3. Propagation Delay (TPD) Test Reference


Figure 4. LVCMOS Propagation Delay (TPD) Test Reference


Figure 5. Output Duty Cycle (FoutDC)


Figure 6. Output-to-Output Skew tsk(0)
Ordering Information

| Part Number | Package Type | Production Flow |
| :---: | :--- | :--- |
| CY29949AI | 52 Pin TQFP | Industrial, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CY29949AIT | 52 Pin TQFP - Tape and Reel | Industrial, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CY29949AC | 52 Pin TQFP | Commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| CY29949ACT | 52 Pin TQFP - Tape and Reel | Commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

CY29949

## Package Drawing and Dimensions

52-Lead Thin Plastic Quad Flat Pack ( $10 \times 10 \times 1.0 \mathrm{~mm}$ ) A52B


All product and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

| Document Title: CY29949 2.5V or 3.3V 200-MHz 1:15 Clock Distribution Buffer <br> Document Number: 38-07289 |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| REV. | ECN NO. | Issue Date | Orig. of |  |
| Change |  |  |  |  |
| ${ }^{* *}$ | 111100 | $02 / 01 / 02$ | BRK | New data sheet |
| ${ }^{*}$ A | 116783 | $08 / 14 / 02$ | HWT | Addescription of Changercial temperature range to the Ordering Information table |
| ${ }^{*}$ B | 118463 | $09 / 09 / 02$ | HWT | Corrected the package diagram from 52 LQFP to 52 TQFP |
| ${ }^{*}$ C | 122881 | $12 / 22 / 02$ | RBI | Added power-up requirements to Maximum Ratings |
| ${ }^{*}$ D | 130132 | $11 / 07 / 03$ | RGL | Fixed block diagram and MR/OE\# description in the Pin Description table |

