

Clock Generator for Net-MD System

Features

- Supports Clock Requirement for Mini Disc
- 16.9344 MHz Crystal or Clock Input
- 12.000 MHz for USB Clock Output
- 10.0352 MHz for Controller Clock Output
- 90.3168 MHz/180.6336 MHz Selectable Clock Output
- Load Capacitance for Crystal (CI = 12.1 pF Typ)
- 3.3V Operation
- 8-pin SOIC Package

Table 1. Frequency Table (Input = 16.9344 MHz)

Description

The CY27022 is a clock generator that integrates clock requirements for a Net-MD system.

The CY27022 supports USB clock, Mini Disc, and CPU clock requirements.

Pin Number	Name	Output Frequency	FS
1	CLKC	12.000 MHz	x
5	CLKB	90.3168 MHz	0
5	CLKB	180.6336 MHz	1
6	CLKA	10.0352 MHz	х

Pinout

Figure 1. Pin Diagram - 8-Pin SOIC




Table 2. Pin Definition - 8 SOIC

Pin Number	Pin Name	I/O	Description
1	CLKC	0	12.000 MHz clock output
2	GND	PWR	Device Ground
3	XIN	I	16.9344 MHz reference crystal or external clock input
4	XOUT	0	Reference crystal feedback (float if XIN is driven by external reference clock)
5	CLKB	0	Selectable clock output, see Table 1.
6	CLKA	0	10.0352 MHz clock output
7	VDD	PWR	+3.3V power supply
8	FS	I	Frequency selection input pin. This pin controls the frequency presented on CLKB. Internal pull up



Maximum Ratings

The voltage on any input or I/O pin cannot exceed the power pin during power up. These user guidelines are not tested.

Maximum Input Voltage Relative to GND:	-0.3V
Maximum Input Voltage Relative to V _{DD} :	
Storage Temperature:	
Operating Temperature:	0°C to +70°C
Maximum ESD Protection	2KV
Maximum Power Supply:	5.5V
Operating Voltage:	2.9V-3.6V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, precautions are taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V_{in} and V_{out} are constrained to the range:

 $GND < (V_{in} \text{ or } V_{out}) < V_{DD}$

Unused inputs are always to an appropriate logic voltage level (either GND or V_{DD}).

DC Parameters

Table 3. DC Parameters^[2] ($V_{DD} = 3.3V \pm 10\%$, $T_A = 0$ to 70° C)

Parameter	Description	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low voltage	See Note 1			0.8	V
V _{IH}	Input high voltage	See Note 1	2.0			V
I _{IL}	Input low current	See Note 1	-72		-15	μΑ
IIH	Input high current	See Note 1			10	μΑ
Idd3.3V	Dynamic supply current	No output load, FS = 1 (180-MHz mode)		19	28	mA
V _{OL}	Output low voltage	I _{OL} = 4.0 mA			0.4	V
V _{OH}	Output high voltage	I _{OH} = -4.0 mA	2.4			V
C _{XTAL}	Crystal pin capacitance	XIN, XOUT pin capacitance		23		pF

AC Parameters

Table 4. AC Parameters^[3]

Parameter	Description	Comments	Min	Тур	Max	Unit
Tr1	Rise time	CLKA and CLKC at rated load ^[4, 5, 6, 7]		2	3	ns
Tf1	Fall time	CLKA and CLKC at rated load ^[4, 5, 6, 7]		2	3	ns
Tr2	Rise time	CLKB at rated load ^[4, 5, 6, 7]			1.5	ns
Tf2	Fall time	CLKB at rated load ^[4, 5, 6, 7]			1.5	ns
Tpu	Power up to stable output	All output clocks ^[5]			3	ms
Tdc	Clock duty cycle	All clocks at rated load ^[6,7]	45	50	55	%
Tj1	Clock jitter	CLKA and CLKC at rated load ^[4, 5, 6, 7]			250	ps
Tj2	Clock jitter	CLKB at rated load ^[4, 5, 6, 7]			150	ps

Notes

- 1. Applicable to input signal: FS. Internal pull up resistor value may vary between 70k and 170k.
- The voltage on any input or IO pin cannot exceed the power pin during power up.
 Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with fully loaded outputs
 Measured between 0.2*V_{DD} and 0.8*V_{DD} Volts.
 Measured between 0.2*V_{DD} and 0.7*V_{DD} Volts.

- 6. Clocks trigger at 1.5 Volts.
- 7. All outputs have a 15 pF load.




Ordering Information

Ordering Code	Package Type	Package Type Operating Range	
CY27022SCT	8-pin SOIC - Tape and Reel	Commercial (0 to 70°C)	3.3V±10%
CY27022SXC	8-pin SOIC (Pb-free)	Commercial (0 to 70°C)	3.3V±10%
CY27022SXCT	8-pin SOIC (Pb-free) - Tape and Reel	Commercial (0 to 70°C)	3.3V±10%

Package Drawing and Dimensions

Figure 2. 8-Pin (150-Mil) SOIC



51-85066-*C

[+] Feedback



Document History

	Document Title: CY27022 Clock Generator for Net-MD System Document Number: 38-07293						
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change			
**	116146	08/14/02	OSM	New Data Sheet			
*A	122884	12/22/02	RBI	Added power up requirements to Maximum Ratings			
*B	406494	See ECN	XHT/CFT	Obsolete specification. Sunset Review Clean up. Personalized clock chips for Japanese customer and no longer in use.			
*C	1191263	See ECN	KVM	Revived the data sheet as the device is still active. Added Pb-free part numbers. Updated note 2 to remove mention of multiple supplies and voltage sequencing. Replaced instances of VSS with GND.			
*D	2710266	05/22/09	KVM/PYRS	Remove obsolete part number from Ordering Information table: CY27022SC			
*E	2748211	08/10/09	TSAI	Posting to external web.			

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2002-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number:38-07293 Rev. *E

Revised August 10, 2009

Page 4 of 4

All products and company names mentioned in this document may be the trademarks of their respective holders.