

May 2000

OFET™

FQB16N25 / FQI16N25

250V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supply.

Features

- 16A, 250V, $R_{DS(on)}$ = 0.23 Ω @ V_{GS} = 10 V
- Low gate charge (typical 27 nC)
- Low Crss (typical 23 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQB16N25 / FQI16N25	Units
V _{DSS}	Drain-Source Voltage		250	V
I _D	Drain Current - Continuous (T _C = 25°	C)	16	Α
	- Continuous (T _C = 100	°C)	10	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	64	Α
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	560	mJ
I _{AR}	Avalanche Current	(Note 1)	16	А
E _{AR}	Repetitive Avalanche Energy	(Note 1)	14.2	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns
P_{D}	Power Dissipation (T _A = 25°C) *		3.13	W
	Power Dissipation (T _C = 25°C)		142	W
	- Derate above 25°C		1.14	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.88	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

* When mounted on the minimum pad size recommended (PCB Mount)

©2000 Fairchild Semiconductor International


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	250			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.22		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 250 V, V _{GS} = 0 V			1	μΑ
		V _{DS} = 200 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V		-	-100	nA
On Ch:	aracteristics					
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	3.0		5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 8.0 A		0.18	0.23	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 50 V, I _D = 8.0 A (Note 4)		18		S
C _{oss} C _{rss}	Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		190 23	250 30	pF pF
C _{rss}	Reverse Transfer Capacitance			23	30	pF
Switch	ing Characteristics					
$t_{d(on)}$	Turn-On Delay Time	V _{DD} = 125 V, I _D = 16 A,		17	45	ns
	Turn-On Rise Time			140	290	ns
t _r		$R_{\rm G} = 25 \Omega$			100	
t _r	Turn-Off Delay Time	$R_G = 25 \Omega$		45		ns
	Turn-Off Delay Time Turn-Off Fall Time	$R_G = 25 \Omega$ (Note 4, 5)		45 75	160	ns ns
t _{d(off)}	· · · · · · · · · · · · · · · · · · ·				160 35	
t _{d(off)}	Turn-Off Fall Time	(Note 4, 5)		75		ns
t _{d(off)} t _f Q _g	Turn-Off Fall Time Total Gate Charge	(Note 4, 5) V _{DS} = 200 V, I _D = 16 A,		75 27	35	ns nC
t _{d(off)} t _f Q _g Q _{gs} Q _{gd}	Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	(Note 4, 5) $V_{DS} = 200 \text{ V}, I_D = 16 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4, 5)		75 27 5.8	35	ns nC nC
t _{d(off)} t _f Q _g Q _{gs} Q _{gd}	Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$V_{DS} = 200 \text{ V, } I_D = 16 \text{ A,}$ $V_{GS} = 10 \text{ V}$ (Note 4, 5) and Maximum Ratings		75 27 5.8	35	ns nC nC
$t_{d(off)}$ t_{f} Q_{g} Q_{gs} Q_{gd} Drain-S	Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics are	(Note 4, 5) V _{DS} = 200 V, I _D = 16 A, V _{GS} = 10 V (Note 4, 5) MAXIMUM Ratings Dide Forward Current		75 27 5.8 15	35	ns nC nC
t _{d(off)} t _f Q _g Q _{gs} Q _{gd} Drain-S I _S	Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and Maximum Continuous Drain-Source Diode	(Note 4, 5) V _{DS} = 200 V, I _D = 16 A, V _{GS} = 10 V (Note 4, 5) MAXIMUM Ratings Dide Forward Current		75 27 5.8 15	35 16	ns nC nC nC
$t_{d(off)}$ t_{f} Q_{g} Q_{gs} Q_{gd} Drain-S	Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics at Maximum Continuous Drain-Source Diode Maximum Pulsed Drain-Source Diode F	(Note 4, 5) $V_{DS} = 200 \text{ V, } I_{D} = 16 \text{ A,}$ $V_{GS} = 10 \text{ V}$ (Note 4, 5) and Maximum Ratings and Forward Current Forward Current		75 27 5.8 15	35 16 64	ns nC nC nC

- **Notes:**1. Repetitive Rating: Pulse width limited by maximum junction temperature 2. L = 3.5mH, I_{AS} = 16A, VpD = 50V, R_G = 25 Ω , Starting T_J = 25°C 3. I_{SD} = 16A, di/dt \leq 300 Δ µLs, V_{DD} \leq BV_{DSS} Starting T_J = 25°C 4. Pulse Test: Pulse width \leq 300 Δ Ls, Duty cycle \leq 2% 5. Essentially independent of operating temperature


©2000 Fairchild Semiconductor International Rev. A, May 2000


Typical Characteristics $I_{\scriptscriptstyle D}$, Drain Current [A] I_D, Drain Current [A] 10⁻¹ V_{GS} , Gate-Source Voltage [V] V_{DS}, Drain-Source Voltage [V] Figure 1. On-Region Characteristics Figure 2. Transfer Characteristics IDR , Reverse Drain Current [A] $R_{\text{DS(ON)}} \text{ [\mathbb{Q}],}$ Drain-Source On-Resistance 10 0.2 0.4 0.6 0.8 1.0 1.2 1.6 1.8 V_{SD}, Source-Drain Voltage [V] I_D, Drain Current [A] Figure 4. Body Diode Forward Voltage Variation vs. Source Current Figure 3. On-Resistance Variation vs. **Drain Current and Gate Voltage** and Temperature V_{GS}, Gate-Source Voltage [V] Capacitance [pF] Note : I₁ = 16 A $V_{_{DS}}$, Drain-Source Voltage [V] Q_G, Total Gate Charge [nC] Figure 5. Capacitance Characteristics Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International Rev. A, May 2000




©2000 Fairchild Semiconductor International Rev. A, May 2000






©2000 Fairchild Semiconductor International



©2000 Fairchild Semiconductor International

Rev. A, May 2000



©2000 Fairchild Semiconductor International Rev. A, May 2000

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} \mathsf{FAST}^{\circledR} & \mathsf{Quiet} \; \mathsf{Series}^{\intercal \mathsf{M}} \\ \mathsf{FASTr}^{\intercal \mathsf{M}} & \mathsf{SuperSOT}^{\intercal \mathsf{M}}\text{-}3 \\ \mathsf{GTO}^{\intercal \mathsf{M}} & \mathsf{SuperSOT}^{\intercal \mathsf{M}}\text{-}6 \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. A, January 2000