

April 2000

# FQP5N60

# 600V N-Channel MOSFET


## **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.

#### **Features**

- 5.0A, 600V,  $R_{DS(on)}$  = 2.0 $\Omega$  @V<sub>GS</sub> = 10 V Low gate charge ( typical 16 nC)
- Low Crss (typical 9.0 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability





# Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		FQP5N60	Units	
V <sub>DSS</sub>	Drain-Source Voltage		600	V	
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C) - Continuous (T <sub>C</sub> = 100°C)		5.0	А	
			3.15	А	
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	20	А	
V <sub>GSS</sub>	Gate-Source Voltage		± 30	V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	300	mJ	
I <sub>AR</sub>	Avalanche Current	(Note 1)	5.0	А	
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	12	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns	
$P_D$	Power Dissipation (T <sub>C</sub> = 25° C) - Derate above 25°C		120	W	
			0.96	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	℃	
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	.€	

# **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.04	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink	0.5		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

©2000 Fairchild Semiconductor International

Symbol	Parameter	Test Conditions	i	Min	Тур	Max	Units
Off Cha	aracteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		600			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced	to 25°C		0.6		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V				10	μΑ
		V <sub>DS</sub> = 480 V, T <sub>C</sub> = 125°C				100	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V				100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
On Cha	aracteristics						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		3.0		5.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.5 A			1.57	2.0	Ω
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 2.5 A	(Note 4)		4.0		S
C <sub>oss</sub>	Output Capacitance Reverse Transfer Capacitance	f = 1.0 MHz			80 9	100 12	pF pF
C <sub>rss</sub>	· '	I = 1.0 MHZ					
Switchi	ing Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 5.0 A,			13	35	ns
t <sub>r</sub>	Turn-On Rise Time	$R_{G} = 25 \Omega$			45	100	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	NG - 23 12			35	80	ns
t <sub>f</sub>	Turn-Off Fall Time		(Note 4, 5)	-	40	90	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 480 V, I <sub>D</sub> = 5.0 A,		-	16	20	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V			3.5		nC
Q <sub>gd</sub>	Gate-Drain Charge		(Note 4, 5)	-	7.8		nC
Drain-S	Source Diode Characteristics a	nd Maximum Rating	S				
Is	Maximum Continuous Drain-Source Diode Forward Current					5.0	Α
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current		-	-	20	Α	
	Drain Course Diade Femurard Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 5.0 \text{ A}$			-	1.4	V
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	163 - 1,13 - 1111					
V <sub>SD</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_{S} = 5.0 \text{ A,}$			270		ns

- $\label{eq:Notes:1} \begin{tabular}{ll} \textbf{Notes:} \\ 1. & \textbf{Repetitive Rating: Pulse width limited by maximum junction temperature} \\ 2. & \textbf{L} = 22mH, \textbf{I}_{AS} = 5.0\text{A}, \textbf{V}_{DD} = 50\text{V}, \textbf{R}_{G} = 25~\Omega, \textbf{Starting } \textbf{T}_{J} = 25^{\circ}\text{C} \\ 3. & \textbf{I}_{SD} \leq 5.0\text{A}, & \textbf{di/dt} \leq 200\text{A/us.}, \textbf{V}_{DD} \leq \text{BV}_{DSS}, \textbf{Starting } \textbf{T}_{J} = 25^{\circ}\text{C} \\ 4. & \textbf{Pulse Test: Pulse width} \leq 300\mu\text{s, Duty cycle} \leq 2\% \\ 5. & \textbf{Essentially independent of operating temperature} \\ \end{tabular}$

©2000 Fairchild Semiconductor International Rev. A, April 2000

# 




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature






Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International




©2000 Fairchild Semiconductor International Rev. A, April 2000


# Gate Charge Test Circuit & Waveform




### **Resistive Switching Test Circuit & Waveforms**




# **Unclamped Inductive Switching Test Circuit & Waveforms**



©2000 Fairchild Semiconductor International





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

FAST<sup>®</sup> Quiet Series<sup>™</sup> SuperSOT<sup>™</sup>-3 GTO<sup>™</sup> SuperSOT<sup>™</sup>-6

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. E