Product Preview

Power MOSFET

100 V, 20 A, Single N-Channel, **DPAK/IPAK**

Features

- Low R_{DS(on)}
- High Current Capability
- Avalanche Energy Specified
- These are Pb-Free Devices

Applications

- CCFL Backlight
- DC Motor Control
- Class D Amplifier
- Power Supplies Secondary Side Synchronous Rectification

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Para	Symbol	Value	Unit		
Drain-to-Source Voltage			V _{DSS}	100	V
Gate-to-Source Voltag	ge – Conti	nuous	V _{GS}	±20	V
Gate-to-Source Volta (T _P < 10 μs)	ge – Nonre	epetitive	V _{GS}	±30	٧
Continuous Drain Current R _{BJC}	Steady	T _C = 25°C	I _D	20	Α
(Note 1)	State	State $T_C = 100^{\circ}C$		14.5	
Power Dissipation R _{θJC} (Note 1)	Steady State	T _C = 25°C	P _D	83	W
Pulsed Drain Current	Pulsed Drain Current $t_p = 10 \mu s$			42	Α
Operating and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			Is	20	Α
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 50 \text{ V}_{dc}, V_{GS} = 10 \text{ V}, I_{L(pk)} = 20 \text{ A}, L = 0.1 \text{ mH}, R_G = 25 \Omega, V_{DS} = 40 \text{ V}_{dc}$)			E _{AS}	TBD	mJ
Lead Temperature for Purposes, 1/8" from C		Seconds	TL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain) Steady State (Note 1)	$R_{\theta JC}$	1.8	°C/W
(Note 1)	$R_{\theta JA}$	68	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [1 oz] including traces).


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX (Note 1)
100 V	69 mΩ @ 10 V	20 A






DPAK CASE 369C STYLE 2



IPAK CASE 369D STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENTS



6415N = Device Code

= Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				TBD		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		V _{DS} = 100 V	T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} =	± 20 V			± 100	nA
ON CHARACTERISTICS (Note 3)							-
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	250 μΑ	2.0		4.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				TBD		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D	= 15 A		60	69	mΩ
		V _{GS} = 10 V, I _D	= 20 A		TBD	TBD	
Forward Transconductance	gFS	V _{DS} = 15 V, I _D	= 15 A		TBD		S
CHARGES, CAPACITANCES AND GA	TE RESISTANO	CE	•		•		•
Input Capacitance	C _{ISS}				1395	1495	pF
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 MH:	z, V _{DS} = 25 V		172		
Reverse Transfer Capacitance	C _{RSS}		, , , , , , , , , , , , , , , , , , ,		TBD		
Total Gate Charge	Q _{G(TOT)}				33	133	nC
Threshold Gate Charge	Q _{G(TH)}	V_{GS} = 10 V, V_{DS} = 80 V, I_{D} = 20 A			TBD		
Gate-to-Source Charge	Q _{GS}				TBD		
Gate-to-Drain Charge	Q_{GD}				TBD		
SWITCHING CHARACTERISTICS (Not	e 4)					•	
Turn-On Delay Time	t _{d(on)}				TBD		ns
Rise Time	t _r	V _{GS} = 10 V, V _{DD}	= 80 V.		TBD		
Turn-Off Delay Time	t _{d(off)}	I _D = 20 A, R _G =			TBD		
Fall Time	t _f				TBD		
DRAIN-SOURCE DIODE CHARACTER	RISTICS					•	
Forward Diode Voltage	V _{SD}	\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T _J = 25°C		TBD	1.2	V
		$V_{GS} = 0 \text{ V}, I_{S} = 10 \text{ A}$	T _J = 100°C		TBD		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 20 \text{ A}$			TBD		ns
Charge Time	Ta				TBD		
Discharge Time	T _b				TBD		
Reverse Recovery Charge	Q _{RR}				TBD		nC

- 2. Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- 3. Pulse Test: Pulse Width \leq 300 $\mu s, \ Duty \ Cycle \leq$ 2%.
- 4. Switching characteristics are independent of operating junction temperatures.


ORDERING INFORMATION

Device	Package	Shipping†
NTD6415NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD6415N-1G	IPAK (Pb-Free)	75 Units / Rail

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK CASE 369C-01 ISSUE O




NOTES:

- DIES.
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180	BSC	4.58 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.102	0.114	2.60	2.89	
L	0.090 BSC		2.29 BSC		
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


SOLDERING FOOTPRINT*




^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK CASE 369D-01 ISSUE B





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090 BSC		2.29 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
Κ	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2:

PIN 1. GATE

- 2. DRAIN
- 3. SOURCE
- 4. DRAIN

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTD6415N/D