LTC4440 High Speed, High Voltage
High Side Gate Driver

## feATURES

- Wide Operating $\mathrm{V}_{\mathbf{I N}}$ Range: Up to 80 V
- Rugged Architecture Tolerant of 100V $\mathrm{V}_{\mathrm{IN}}$ Transients
- Powerful $1.5 \Omega$ Driver Pull-Down
- Powerful 2.4A Peak Current Driver Pull-Up
- 7ns Fall Time Driving 1000pF Load
- 10ns Rise Time Driving 1000pF Load
- Drives Standard Threshold MOSFETs
- TTL/CMOS Compatible Inputs with Hysteresis
- Input Thresholds are Independent of Supply
- Undervoltage Lockout
- Low Profile (1mm) SOT-23 (ThinSOT) ${ }^{\text {TM }}$ and

Thermally Enhanced 8-Pin MSOP Packages

## APPLICATIONS

- Telecommunications Power Systems
- Distributed Power Architectures
- Server Power Supplies
- High Density Power Modules


## DESCRIPTIOn

The LTC ${ }^{\oplus} 4440$ is a high frequency high side N -channel MOSFET gate driver that is designed to operate in applications with $\mathrm{V}_{\text {IN }}$ voltages up to 80V. The LTC4440 can also withstand and continue to function during $100 \mathrm{~V} \mathrm{~V}_{\text {IN }}$ transients. The powerful driver capability reduces switching losses in MOSFETs with high gate capacitances. The LTC4440's pull-up has a peak output current of 2.4A and its pull-down has an output impedance of $1.5 \Omega$.

The LTC4440 features supply independent TTL/CMOS compatible input thresholds with 350 mV of hysteresis. The input logic signal is internally level-shifted to the bootstrapped supply, which may function at up to 115 V above ground.

The LTC4440 contains both high side and low side undervoltage lockout circuits that disable the external MOSFET when activated.

The LTC4440 is available in the low profile ( 1 mm ) SOT-23 and thermally enhanced 8 -lead MSOP packages.
$\boldsymbol{\mathbf { O }}$, LTC and LT are registered trademarks of Linear Technology Corporation. ThinSOT is a trademark of Linear Technology Corporation.
Protected by U.S. Patents, including 6677210.

## TYPICAL APPLICATION

## Synchronous Phase-Modulated Full-Bridge Converter



## ABSOLUTE MAXIMUUM RATINGS (Note 1)

| Supply Voltage |  |
| :---: | :---: |
| $V_{\text {CC }}$............................................... -0.3 V to 15V |  |
| B00ST - TS | -0.3V to 15 V |
| INP Voltage | -0.3V to 15V |
| BOOST Voltage (Continuous) | -0.3V to 95V |
| BOOST Voltage (100ms) | -0.3V to 115V |
| TS Voltage (Continuous) | -5V to 80V |
| TS Voltage (100ms) | -5 V to 100V |

Peak Output Current < 1 $\mu \mathrm{S}$ (TG) .............................. 4A
Driver Output TG (with Respect to TS) ..... - 0.3 V to 15 V Operating Ambient Temperature Range
$\qquad$ Junction Temperature (Note 3) ............................ $125^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ).................. $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |  | ORDER PART <br> NUMBER |
| :---: | :---: | :---: | :---: |
| $\begin{array}{cc:c:c} \text { INP } & & \\ \text { GND } & 2 & 9 & 7 \mathrm{TG} \\ \text { VCC } & 3 & & 6 \text { BOOST } \\ \text { GND } & 4 & & 5 \text { NC } \end{array}$ | LTC4440EMS8E |  | LTC4440ES6 |
| $\begin{gathered} \text { MS8E PACKAGE } \\ \text { 8-LEAD PLASTIC MSOP } \\ \mathrm{T}_{\mathrm{JMMAX}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JAA}}=40^{\circ} \mathrm{C} \text { / (NOTE 4) } \end{gathered}$ | MS8E PART MARKING |  | S6 PART MARKING |
| EXPOSED PAD IS GND (PIN 9) MUST BE SOLDERED TO PCB | LTF9 |  | LTZY |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating

temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {BOOST }}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{TS}}=\mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Main Supply (VCC) |  |  |  |  |  |  |  |
| IVCC | DC Supply Current Normal Operation UVLO | $\begin{aligned} & \text { INP }=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}<\mathrm{UVLO} \text { Threshold (Falling) }-0.1 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 250 \\ 25 \end{gathered}$ | $\begin{gathered} 400 \\ 80 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| UVLO | Undervoltage Lockout Threshold | $V_{C C}$ Rising <br> $V_{C C}$ Falling Hysteresis | $\bullet$ | $\begin{aligned} & 5.7 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.2 \\ & 300 \end{aligned}$ | $\begin{aligned} & 7.3 \\ & 7.0 \end{aligned}$ | $V$ $V$ $m V$ |

Bootstrapped Supply (BOOST - TS)

| $\left.\right\|_{\text {BOOST }}$ | DC Supply Current Normal Operation UVLO | $\begin{aligned} & \text { INP }=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {BOOST }}-\mathrm{V}_{\text {TS }}<\mathrm{UVLO}_{\text {HS(FALLING) }}-0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{INP}=5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 110 \\ 86 \end{gathered}$ | $\begin{aligned} & 180 \\ & 170 \end{aligned}$ | $\mu A$ $\mu A$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UVLOHS | Undervoltage Lockout Threshold | $V_{\text {BOOST }}-V_{\text {TS }}$ Rising <br> $V_{\text {BOOST }}-V_{\text {TS }}$ Falling Hysteresis | $\bullet$ | $\begin{aligned} & 6.75 \\ & 6.25 \end{aligned}$ | $\begin{aligned} & \hline 7.4 \\ & 6.9 \\ & 500 \end{aligned}$ | $\begin{aligned} & 7.95 \\ & 7.60 \end{aligned}$ | $V$ $V$ $m V$ |

## Input Signal (INP)

| $\mathrm{V}_{\text {IH }}$ | High Input Threshold | INP Ramping High | $\bullet$ | 1.3 | 1.6 | 2 |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Input Threshold | INP Ramping Low | $\bullet$ | 0.85 | 1.25 | 1.6 |
| $\mathrm{~V}_{\text {IH }}-\mathrm{V}_{\mathrm{IL}}$ | Input Voltage Hysteresis |  |  | V |  |  |
| $\mathrm{I}_{\text {INP }}$ | Input Pin Bias Current |  | 0.350 | V |  |  |

ELECTRCRL CARRACTERISTIS The o denotes specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BOOST}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{TS}}=\mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Gate Driver (TG) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OH }}$ | High Output Voltage | $\mathrm{I}_{\text {TG }}=-10 \mathrm{~mA}, \mathrm{~V}_{\text {OH }}=\mathrm{V}_{\text {BOOST }}-\mathrm{V}_{\text {TG }}$ |  |  | 0.7 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Output Voltage | $\mathrm{I}_{\mathrm{TG}}=100 \mathrm{~mA}$ | $\bullet$ |  | 150 | 220 | mV |
| IPU | Peak Pull-Up Current |  | $\bullet$ | 1.7 | 2.4 |  | A |
| $\mathrm{R}_{\text {DS }}$ | Output Pull-Down Resistance |  | $\bullet$ |  | 1.5 | 2.2 | $\Omega$ |

## Switching Timing

$\left.\begin{array}{l|l|l|c|c|c}\hline \mathrm{t}_{\mathrm{r}} & \text { Output Rise Time } & 10 \%-90 \%, C_{L}=1 \mathrm{nF} \\ 10 \%-90 \%, C_{L}=10 \mathrm{nF}\end{array}\right)$

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LTC4440 is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: $T_{\mathrm{J}}$ is calculated from the ambient temperature $T_{A}$ and power dissipation PD according to the following formula:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{PD} \cdot \theta_{\mathrm{JA}}{ }^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

Note 4: Failure to solder the exposed back side of the MS8E package to the PC board will result in a thermal resistance much higher than $40^{\circ} \mathrm{C} / \mathrm{W}$.

## TYPICAL PGRFORMANCE CHARACTERISTICS



4440 G01

BOOST - TS Supply Quiescent Current vs Voltage


Output Low Voltage ( $\mathrm{V}_{\mathrm{OL}}$ ) vs Supply Voltage


## TYPICAL PGRFORmANCE CHARACTERISTICS



4440 G04



Boost Supply Current vs Temperature

Input Thresholds (INP)
vs Supply Voltage


4440 G05
$\mathrm{V}_{\text {CC }}$ Supply Current ( $\mathrm{V}_{\text {CC }}=12 \mathrm{~V}$ )
vs Temperature


4440 G08
Boost Supply (BOOST - TS)
Undervoltage Lockout Thresholds vs Temperature

$V_{\text {CC }}$ Supply Current at TTL Input Levels


4440 G06


4440 G09

Input Threshold vs Temperature


## TYPICAL PERFORMANCE CHARACTERISTICS



4440 G13
Output Driver Pull-Down
Resistance vs Temperature


Peak Driver (TG) Pull-Up Current vs Temperature


4440 G14

## Propagation Delay vs Temperature



## PIn functions

## SOT-23 Package

$V_{\text {CC }}$ (Pin 1): Chip Supply. This pin powers the internal low side circuitry. A low ESR ceramic bypass capacitor should be tied between this pin and the GND pin (Pin 2).
GND (Pin 2): Chip Ground.
INP (Pin 3): Input Signal. TTL/CMOS compatible input referenced to GND (Pin 2).
TS (Pin 4): Top (High Side) Source Connection.

TG (Pin 5): High Current Gate Driver Output (Top Gate). This pin swings between TS and BOOST.
BOOST (Pin 6): High Side Bootstrapped Supply. An external capacitor should be tied between this pin and TS (Pin 4). Normally, a bootstrap diode is connected between $V_{C C}$ (Pin 1) and this pin. Voltage swing at this pin is from $V_{C C}-V_{D}$ to $V_{I N}+V_{C C}-V_{D}$, where $V_{D}$ is the forward voltage drop of the bootstrap diode.

## PIn functions

## Exposed Pad MS8E Package

INP (Pin 1): Input Signal. TTL/CMOS compatible input referenced to GND (Pin 2).
GND (Pins 2, 4): Chip Ground.
$V_{\text {CC }}$ (Pin 3): Chip Supply. This pin powers the internal low side circuitry. A low ESR ceramic bypass capacitor should be tied between this pin and the GND pin (Pin 2).
NC (Pin 5): No Connect. No connection required. For convenience, this pin may be tied to Pin 6 (BOOST) on the application board.

BOOST (Pin 6): High Side Bootstrapped Supply. An external capacitor should be tied between this pin and TS (Pin 8). Normally, a bootstrap diode is connected between $V_{C C}($ Pin 3$)$ and this pin. Voltage swing at this pin is from $V_{C C}-V_{D}$ to $V_{I N}+V_{C C}-V_{D}$, where $V_{D}$ is the forward voltage drop of the bootstrap diode.
TG (Pin 7): High Current Gate Driver Output (Top Gate). This pin swings between TS and BOOST.
TS (Pin 8): Top (High Side) Source Connection.
Exposed Pad (Pin 9): Ground. Must be electrically connected to Pins 2 and 4 and soldered to PCB ground for optimum thermal performance.

## BLOCK DIAGRAM



## TIMING DIAGRAM



## APPLICATIONS INFORMATION

## Overview

The LTC4440 receives a ground-referenced, low voltage digital input signal to drive a high side N -channel power MOSFET whose drain can float up to 100 V above ground, eliminating the need for a transformer between the low voltage control signal and the high side gate driver. The LTC4440 normally operates in applications with input supply voltages ( $\mathrm{V}_{\mathrm{IN}}$ ) up to 80 V , but is able to withstand and continue to function during $100 \mathrm{~V}, 100 \mathrm{~ms}$ transients on the input supply.
The powerful output driver of the LTC4440 reduces the switching losses of the power MOSFET, which increase with transition time. The LTC4440 is capable of driving a 1 nF load with 10 ns rise and 7 ns fall times using a bootstrapped supply voltage $\mathrm{V}_{\text {BOOST-Ts }}$ of 12 V .

## Input Stage

The LTC4440 employs TTL/CMOS compatible inputthresholds that allow a low voltage digital signal to drive standard power MOSFETs. The LTC4440 contains an internal voltage regulator that biases the input buffer, allowing the input thresholds ( $\mathrm{V}_{I H}=1.6 \mathrm{~V}, \mathrm{~V}_{I L}=1.25 \mathrm{~V}$ ) to be independent of variations in $\mathrm{V}_{\mathrm{CC}}$. The 350 mV hysteresis between $\mathrm{V}_{I H}$ and $V_{\text {IL }}$ eliminates false triggering due to noise during switching transitions. However, care should be taken to keep this pinfrom any noise pickup, especially in high frequency, high voltage applications. The LTC4440 input buffer has a high input impedance and draws negligible input current, simplifying the drive circuitry required for the input.

## Output Stage

A simplified version of the LTC4440's output stage is shown in Figure 3 . The pull-down device is an N -channel MOSFET (N1) and the pull-up device is an NPN bipolar junction transistor (Q1). The output swings from the lower rail (TS) to within an NPN $V_{B E}(\sim 0.7 \mathrm{~V})$ of the positive rail (BOOST). This large voltage swing is important in driving external power MOSFETs, whose $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ is inversely proportional to its gate overdrive voltage $\left(V_{G S}-V_{T H}\right)$.

The LTC4440's peak pull-up (Q1) current is 2.4A while the pull-down (N1) resistance is $1.5 \Omega$. The low impedance of N1 is required to discharge the power MOSFET's gate capacitance during high-to-low signal transitions. When


Figure 3. Capacitance Seen by TG During Switching
the power MOSFET's gate is pulled low (gate shorted to source through N1) by the LTC4440, its source (TS) is pulled low by its load (e.g., an inductor or resistor). The slew rate of the source/gate voltage causes current to flow back to the MOSFET's gate through the gate-to-drain capacitance $\left(\mathrm{C}_{\mathrm{GD}}\right)$. If the MOSFET driver does not have sufficient sink current capability (low output impedance), the current through the power MOSFET's $\mathrm{C}_{\mathrm{GD}}$ can momentarily pull the gate high, turning the MOSFET back on.
A similar scenario exists when the LTC4440 is used to drive a low side MOSFET. When the low side power MOSFET's gate is pulled low by the LTC4440, its drain voltage is pulled high by its load (e.g., inductor or resistor). The slew rate of the drain voltage causes current to flow back to the MOSFET's gate through its gate-to-drain capacitance. If the MOSFET driver does not have sufficient sink current capability (low output impedance), the current through the power MOSFET's $\mathrm{C}_{\mathrm{GD}}$ can momentarily pull the gate high, turning the MOSFET back on.

## Rise/Fall Time

Since the power MOSFET generally accounts for the majority of the power loss in a converter, it is important to quickly turn it on or off, thereby minimizing the transition time in its linear region. The LTC4440 can drive a 1 nF Ioad with a 10 ns rise time and 7 ns fall time.

The LTC4440's rise and fall times are determined by the peak current capabilities of Q1 and N1. The predriver that drives Q1 and N1 uses a nonoverlapping transition scheme to minimize cross-conduction currents. N1 is fully turned off before Q1 is turned on and vice versa.

## APPLICATIONS InFORMATION

## Power Dissipation

To ensure proper operation and long-term reliability, the LTC4440 must not operate beyond its maximum temperature rating. Package junction temperature can be calculated by:

$$
T_{J}=T_{A}+P D\left(\theta_{J A}\right)
$$

where:
$\mathrm{T}_{\mathrm{J}}=$ Junction Temperature
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature
PD = Power Dissipation
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Power dissipation consists of standby and switching power losses:

$$
\mathrm{PD}=\mathrm{P}_{\mathrm{STDBY}}+\mathrm{P}_{\mathrm{AC}}
$$

where:
$P_{\text {STDBY }}=$ Standby Power Losses
$P_{\text {AC }}=$ AC Switching Losses
The LTC4440 consumes very little current during standby. The DC power loss at $\mathrm{V}_{C C}=12 \mathrm{~V}$ and $\mathrm{V}_{\text {BOOST-TS }}=12 \mathrm{~V}$ is only $(250 \mu \mathrm{~A}+110 \mu \mathrm{~A})(12 \mathrm{~V})=4.32 \mathrm{~mW}$.

AC switching losses are made up of the output capacitive load losses and the transition state losses. The capacitive load losses are primarily due to the large AC currents needed to charge and discharge the load capacitance during switching. Load losses for the output driver driving a pure capacitive load $\mathrm{C}_{\text {OUT }}$ would be:

## Load Capacitive Power $=\left(\mathrm{C}_{\text {OUT }}\right)(\mathrm{f})\left(\mathrm{V}_{\text {BOOST-TS }}\right)^{2}$

The power MOSFET's gate capacitance seen by the driver output varies with its $V_{G S}$ voltage level during switching. A power MOSFET's capacitive load power dissipation can be calculated using its gate charge, $Q_{G}$. The $Q_{G}$ value corresponding to the MOSFET's $V_{G S}$ value ( $V_{C C}$ in this case) can be readily obtained from the manufacturer's $Q_{G}$ vS $V_{G S}$ curves:

$$
\text { Load Capacitive Power }(\mathrm{MOS})=\left(\mathrm{V}_{\text {BOOST-TS }}\right)\left(\mathrm{Q}_{\mathrm{G}}\right)(\mathrm{f})
$$

Transition state power losses are due to both AC currents required to charge and discharge the driver's internal nodal capacitances and cross-conduction currents in the internal gates.

## Undervoltage Lockout (UVLO)

The LTC4440 contains both low side and high side undervoltage lockout detectors that monitor $V_{C C}$ and the bootstrapped supply $V_{\text {BOOST-Ts. }}$ When $V_{C C}$ falls below 6.2 V , the internal buffer is disabled and the output pin OUT is pulled down to TS . When $\mathrm{V}_{\text {BOOST }}$ - Ts falls below 6.9 V , OUT is pulled down to TS. When both supplies are undervoltage, OUT is pulled low to TS and the chip enters a low current mode, drawing approximately $25 \mu \mathrm{~A}$ from $\mathrm{V}_{\mathrm{Cc}}$ and 86 $\mu \mathrm{A}$ from BOOST.

## Bypassing and Grounding

The LTC4440 requires proper bypassing on the $V_{\text {CC }}$ and $V_{\text {BOOST-TS }}$ supplies due to its high speed switching (nanoseconds) and large AC currents (Amperes). Careless component placement and PCB trace routing may cause excessive ringing and under/overshoot.

To obtain the optimum performance from the LTC4440:
A. Mount the bypass capacitors as close as possible between the $V_{C C}$ and GND pins and the BOOST and TS pins. The leads should be shortened as much as possible to reduce lead inductance.
B. Use a low inductance, low impedance ground plane to reduce any ground drop and stray capacitance. Remember that the LTC4440 switches >2A peak currents and any significant ground drop will degrade signal integrity.
C. Plan the power/ground routing carefully. Know where the large load switching current is coming from and going to. Maintain separate ground return paths for the input pin and the output power stage.
D. Keep the copper trace between the driver output pin and the load short and wide.
E. When using the MS8E package, be sure to solder the exposed pad on the back side of the LTC4440 package to the board. Correctly soldered to a $2500 \mathrm{~mm}^{2}$ doublesided $10 z$ copper board, the LTC4440 has a thermal resistance of approximately $40^{\circ} \mathrm{C} / \mathrm{W}$. Failure to make good thermal contact between the exposed back side and the copper board will result in thermal resistances far greater than $40^{\circ} \mathrm{C} / \mathrm{W}$.

## TYPICAL APPLICATIONS



## TYPICAL APPLICATIONS



# PACKAGE DESCRIPTION 

## MS8E Package

8-Lead Plastic MSOP
(Reference LTC DWG \# 05-08-1662)


S6 Package
6-Lead Plastic SOT-23
(Reference LTC DWG \# 05-08-1636)


## TYPICAL APPLICATION

## LTC3723-2/LTC4440/LTC3901 240W 42V-56V IN to Unregulated 12V Half-Bridge Converter



## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1155 | Dual Micropower High/Low Side Drivers with Internal Charge Pump | 4.5V to 18V Supply Range |
| LT®1161 | Quad Protected High Side MOSFET Driver | 8 V to 48V Supply Range, $\mathrm{t}_{\text {ON }}=200 \mu \mathrm{~s}, \mathrm{t}_{\text {OFF }}=28 \mu \mathrm{~s}$ |
| LTC1163 | Triple 1.8V to 6V High Side MOSFET Driver | 1.8 V to 6 V Supply Range, $\mathrm{t}_{\text {ON }}=95 \mu \mathrm{~s}$, $\mathrm{t}_{\text {OFF }}=45 \mathrm{ss}$ |
| LT1339 | High Power Synchronous DC/DC Controller | Current Mode Operation Up to 60V, Dual N-Channel Synchronous Drive |
| LTC1535 | Isolated RS485 Transceiver | $2500 V_{\text {RMS }}$ of Isolation Between Line Transceiver and Logic Level Interface |
| LTC1693 Family | High Speed Dual MOSFET Drivers | 1.5A Peak Output Current, $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 13.2 \mathrm{~V}$ |
| LT3010/LT3010-5 | 50 mA , 3V to 80V Low Dropout Micropower Regulators | Low Quiescent Current (30 A ), Stable with Small ( $1 \mu \mathrm{~F}$ ) Ceramic Capacitor |
| LT3430 | High Voltage, 3A, 200kHz Step-Down Switching Regulator | Input Voltages Up to 60V, Internal 0.1 $\Omega$ Power Switch, Current Mode Architecture, 16-Pin Exposed Pad TSSOP Package |
| $\begin{aligned} & \text { LTC3722-1/ } \\ & \text { LTC3722-2 } \end{aligned}$ | Synchronous Dual Mode Phase Modulated Full-Bridge Controllers | Adaptive Zero Voltage Switching, High Output Power Levels (Up to Kilowatts) |
| $\begin{aligned} & \text { LTC3723-1/ } \\ & \text { LTC3723-2 } \end{aligned}$ | Synchronous Push-Pull PWM Controllers | Current Mode or Voltage Mode Push-Pull Controllers |
| LT3781/LTC1698 | 36V to 72V Input Isolated DC/DC Converter Chip Set | Synchronous Rectification; Overcurrent, Overvoltage, UVLO Protection; Power Good Output Signal; Voltage Margining; Compact Solution |
| LT3804 | Secondary Side Dual Output Controller with Opto Driver | Regulates Two Secondary Outputs, Optocoupler Feedback Divider and Second Output Synchronous Driver Controller |
| LTC3900 | Synchronous Rectifier Driver for Forward Converters | Programmable Time Out, Reverse Inductor Current Sense |
| LTC3901 | Secondary Side Synchronous Driver for Push-Pull and Full-Bridge Converters | Programmable Time Out, Reverse Inductor Current Sense |
| LTC4441 | 6A MOSFET Driver | Adjustable Gate Drive from 5 V to $8 \mathrm{~V}, 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 28 \mathrm{~V}$ |

