

FS3861 Data Sheet

Intelligent Charger Management Controller

Rev. 1.0 Dec. 2004

Fortune Semiconductor Corp. TD-0412012 CR-004

Taipei Office:

28F, No.27, Sec. 2, Zhongzheng E. Rd., Danshui Town, Taipei County 251, Taiwan Tel.:886-2-28094742 Fax:886-2-28094874 Web Site: http://www.fsc.com.tw

Hsinchu Office: 4F-5, No. 30, Taiyuan St., Zhubei City, Hsinchu County 302, Taiwan Tel.:886-3-5525296 Fax:886-3-5525946

Shenzhen Technical Support: 14F, Dingxin Building West, No. 1, Liuxian Blvd., Xili Town, Nanshan District Shenzhen, Guangdong 518055, P. R. China Tel. :86-755-26528742 Fax :86-755-26528940

> This manual contains new product information. **Fortune Semiconductor Corporation** reserves the rights to modify the product specification without further notice. No liability is assumed by **Fortune Semiconductor Corporation** as a result of the use of this product. No rights under any patent accompany the sale of the product.

Table of Contents

1. General Description

The FS3861 is a low-cost high-performance Li+ single-cell 4.2v/4.1v battery charger control IC which includes all the required constant-current and constant-voltage regulations of charge functions addressed for linear charger mode operations in typical four phases: pre-charging conditioning, constant current, constant voltage, and charge terminations (usually based on the minimum current reached). The maintenance re-charge (or called post-charge stage) proceeds if the full-charged battery voltage is once again lower than the desired full-capacity voltage because of consumptions of its capacity which occurs either at the battery's internal voltage drop across its terminals, or at the use of the battery.

This chip with built-in 8-bit RISC-type MCU with 1K-word OTP PROM and 64-Byte data RAM employs a minimum numbers of external transistor and passive resistor & capacitor devices to fulfill complete charger implementations at cost-effective solutions.

The available 16-pin SSOP-16 package is offered for balanced area and cost effective requirements for size-sensitive applications.

The FS3861 is suitable for the control of charge sequences of a variety of portable battery-powered applications, such as cellular phone's travel and base charger devices, digital camera, digital-video camcorder (DV), MP3 player ,etc.

2. Features

- **Ideal for the Li-ion/polymer Single-Cell 4.2v/4.1v charge control.**
- z **Built-in 8-bit RISC-typed MCU with 1K-word OTP program ROM and 64-Byte data RAM.**
- **Integrated voltage and current regulation with programmable charge current.**
- Supports typical Li+ battery's charge **sequences such as pre-charge (trickle-mode charge), C-C (constant-current charge), C-V (constant-voltage charge), charge terminations, and re-charge operations.**
- Batter than 1% charge voltage regulation **accuracy.**
- Charge operation can be monitored by the **external host through the general I/O data bus.**
- Features of the PWM voltage generation is **complimentary to the provision of look-up voltage table for use at specific intermediate charge voltages or detected values for the comparator's function.**
- z **2 LED output for charge status.**
- **Optional Temp and battery ID input through voltage sense input.**
- Low-cost peripheral components of capacitor **and resistor combinations for minimum BOM cost in manufacturing considerations.**
- z **Development kit of LQFP-64 ICE evaluation (EV) board and reference charge program available for prototype design and facilitating debug use.**
- z **SSOP-16 Package.**

3. Applications

- z **Cellular phone external base or built-in charger**
- z **MP3 player**
- **External charger through USB**
- **Digital still camera (DSC)**
- **Digital video camcorder (DV)**
- Portable electronic device charger, etc.

4. Ordering Information

Note1: Code number (nnnV) is assigned for customer.

Note2: Code number (nnn = $001 \sim 999$); Version (V = A \sim Z).

5. Pin Configuration

FS3861 SSOP16 Package

Fortune Semiconductor Corp. $6/34$ 6/34 Rev. 1.0

6. Pin Description

7. Functional Block Diagram

Fortune Semiconductor Corp. $8/34$ 8/34 Rev. 1.0

8. Absolute Maximum Ratings

9. Electrical Characteristics

DC Characteristics

10. Functional Description

10.1 Typical Charging Scheme

10.1.1 Typical Charging Conditions and Phases

The FS3861 uses flexible control schemes of charger's current and voltage regulations in conjunction with the built-in 8-bit RISC-type MCU core running at typical 4 MHz for desired charge sequence controls during its operations. It is embedded with the constant-current and constant-voltage regulations as well as the additional facilities of PWM voltages for user-defined intermediate voltage levels used for various applications.

The external sensing resistors together with built-in parameters of the 8-bit MCU enable the device performing charge cycle operations through selections of small to larger charge current's amounts primarily for Li+ battery's linear mode charge applications, where the pulse-mode charging can be implemented using the internal hardware to control the charge sequences as implemented by the built-in MCU program code for various charger applications.

Fortune Semiconductor Corp. $\frac{10}{34}$ 10/34 Rev. 1.0

The typical Li+ charge steps are mainly four stages to conduct:

- ˙**Pre-charge conditioning** (or called **trickle-mode charge,** as the Phase-0 stage): where the low-voltage discharged battery typical lower than 3.0v (or 2.8v, depending on how the battery's parameters are set) gets wake-up by applying typical 1/10 of full-rate charge current (a small amount of selectable charge current, also called trickle current, such as 85mA of 850mA charge current) until reaching the threshold voltage 3.0v. If the trickle current has been applied to the battery for more than 30 minutes by timer's measurement and not reaching the required 3.0v, it could be detected as bad battery without continuing to the next step of charge operations.
- ˙**Constant current charge** (as Phase-1, referred as **C-C stage**): where the programmable constant current ranging from typical 250mA to 1,050mA is applied to the battery, until the battery voltage reaches to the full-level at 4.2v or similar value such as 4.1v or even 4.0v. Some applications require the constant current charge at USB current of 500mA when its power line at 5v is applied, and such charge stage can be implemented with selection of the current regulation at 500mA by setting the corresponding C-C reference bit and current select values at the specified control registers, as explained in details descriptions in later section.
- ˙**Constant voltage charge** (shown as Phase-2, referred as **C-V stage**): using the regulated voltage at 4.2v reached at the constant current charge stage until the termination condition is met at the final low termination top-off current at smaller amount (such as 100mA which can be programmable to select), and then charges to the full capacity when termination occurs. Selections of the C-V charge's voltage level can be made with corresponding C-V enable and voltage select values at the individual specified control registers.
- ˙**Maintenance re-charge** (shown as Phase-3 stage): can be called Post-charge stage, which is to resume charges to the battery when the battery's voltage drops is more than 0.1v (i.e. The battery terminal voltage becomes 4.10v or less from its full voltage at 4.20v) as a result of the internal resistor during its idle state through some time. If the battery has been taken off for use on its portable device, there is no re-charge check to conduct since the state transitions to the initial state without the battery itself.

In some other cases, the preliminary charge stage which can be conducted as one step prior to the phase-0 to assure the battery to be through the charge sequences has working functions to perform. This stage would involve in applying constant-voltage charge pulses at defined level of 4.0v or so to the battery, which was examined to determine if it's at low voltage of 2.5v or less. The charge pulses applied to the battery for a short period of 15 intervals with 10 seconds high (at 4.0v voltage beats) and 5 seconds low (ground) each to examine if the battery voltage still remain low at 2.5v or less, which is then considered as defective and should be discarded.

Sometimes another additional check-up procedure follows the termination of the C-V stage to assure the battery in proper waiting stage for operation. That is to have the battery stay idle from its charge termination at full voltage of 4.20v (or 4.1v, depending on the battery's manufacturer's parameters). Then the battery stays in for additional 10 (or 15, also an adjustable parameter) minutes, and then its voltage is examined to assure the terminal voltage won't be decreased to lower than 4.05v (or 3.95v if the situation prevails), then the battery is also determined as a defective one without reliable performance since it could be losing more than 0.15v within a short period of just 10 (or 15) minutes. These check-up procedures are optional.

In brief summary, the typical Li+ battery charger's procedures could be summarized in the following few steps: pre-charge conditioning, constant-current (C-C), constant voltage (C-V) stage, charge termination and monitor to re-charge, etc. There might have some individual charge's current- or voltage-control schemes within the designated step to perform.

10.1.2 Charging Application Circuit

The Fig.2 shows the typical FS3861 application circuit used at base or travel charger devices of a variety of cellular phone and other portable devices. The above application circuitry shows the chip connected with an one-cell Li+ 4.2v battery, which features battery ID (at the VBATID input pin) and temperature sense output (at TS pin) for relevant controls. Interface to external host is optional at the general I/O bus pins with connections to the host side which commands the base charger with monitor facilities to control the charger operations. The use of PNP or PMOS as the pass transistor realizes the control of C-C and/or C-V mode current/voltage regulations.

10.1.3 Operation Flow Chart of Charging Application

Fig.3 is a typical example of operation state diagram.

Fig.10-3 Typical operation flow chart

Fortune Semiconductor Corp. 13/34 Rev. 1.0

10.2 The Architecture of FS3861

The detailed architecture diagram of the FS3861 has already shown on Fig.7-1 for illustrations of its operations by the functional blocks, where the major facilities are constant-voltage (C-V) and constant-current (C-C) reference look-up table and regulation units as controlled by the MCU to realize the Li+ battery charge schemes. The FS3861 charger controller functions with illustrations of the current and voltage regulations, MCU, OTP ROM, and comparator implementing the linear-mode charge control.

Note the built-in PWM (or called PDM, as named by the pulse density modulations) unit is complementary to the fixed voltage reference for proper generation of reference voltage to use in the intermediate charge control. Their VPWM levels subject to the PWM's setting of the fraction's bit and clock timing selects, as described in the later section of data memory register definitions, so the PWM's voltage level can then be used to perform specific voltage regulation in constant-voltage charge control to activate the output pin CC (charge control).

10.3 The organization of FS3861 MCU and its program & data memory space

The FS3861 charger controller employs FSC's proprietary RISC-architecture pipelined-mode high-performance 8-bit MCU core with built-in 1K Word program memory space and 64 Bytes of data memory space.

10.3.1 Program Memory Organization

CPU has a 10-bit program counter capable of address up to 1k x 16 program memory space. The reset vector is at 0000H and the interrupt vector is at 0004H.

10.3.2 Data Memory Organization

The data memory is partitioned into three parts. The address 00H~07H areas are system special registers, like indirect address, indirect address pointer, status register, working register, interrupt flag and interrupt control register. The address 08H~1FH areas are peripheral special registers. The address 80H~BFH areas are general data memory.

10.3.2.1. System Special Registers

IND0, IND1 : ADDRESS 00H, 01H

The IND[1:0] registers at data memory address are not physical registers. Any instruction using the IND[1:0] registers actually access the data pointed by the FSR[1:0] registers.

bit7~0 Use contents of FSR0 (IND0: Address 00H) or FSR1 (IND1: Address 01H) to address data memory

FSR0, FSR1 : ADDRESS 02H, 03H

Indirect addressing pointers FSR0 and FSR1 correspond to IND0 and IND1 respectively.

- bit7~0 Indirect data memory, address pointer 0 (Address 02H)
bit7~0 Indirect data memory, address pointer 1 (Address 03H)
- Indirect data memory, address pointer 1 (Address 03H)

STATUS : ADDRESS 04H

The STATUS register contains the arithmetic status of the ALU.

bit 7~5 unimplemented

bit 4 **PD**: Power Down Flag

- 1 = After power on reset or cleared by writing 0 (which shuts off oscillator clock, thus neither of the MCU clock or operation will be in conduct)
- $0 =$ By execution of the SLEEP instruction, but not the HALT instruction (which only turns off the MCU clock)
- bit 3 unimplemented

Fortune Semiconductor Corp. $\qquad \qquad$ 15/34 Rev. 1.0

- bit 2 **DC**: Digit Carry Flag (ADDWF, SUBWF instructions)
	- 1 = A carry-out from the 4th low order bit of the result occurred
	- 0 = No carry-out from the 4th low order bit of the result
- bit 1 **C**: Carry Flag (~Borrow)
- bit 0 **Z**: Zero Flag
	- 1 = The result of an arithmetic or logic operation is zero
	- 0 = The result of an arithmetic or logic operation is not zero

WORK : ADDRESS 05H

bit7~0 Store temporary data

INTF, INTE: ADDRESS 06H, 07H

- bit7 **GIE**: Global interrupt enable (Address 07H)
- bit6~5 unimplemented
- bit4 **NORMIF**, **NORMIE**: VDD within normal working range (4.35V~5.5V) Interrupt flag and enable. NORMIF can wake up MCU if MCU is in sleep mode.
- bit3 **OVLOIF**, **OVLOIE**: VDD over normal working range (VDD>5.5V) Interrupt flag and enable.
- bit2 **UVLOIF**, **UVLOIE**: VDD under normal working range (VDD<4.35V) Interrupt flag and enable.
- bit1 **VDDIF**, **VDDIE**: VDD > VBAT Interrupt flag and enable. Used when there is only VBAT and VDD is off. VDDIF can wake up MCU if MCU is in sleep mode.
- bit0 **TMIF**, **TMIE**: 16-bit Timer Interrupt flag and enable.

10.3.2.2. Peripheral Special Registers

***** Input Mode doesn't pull up.

POWER : ADDRESS 08H

- bit7 **ENBGR_**: Enable the internal bandgap references of both the voltage and current regulations. This bit is active LOW enable. Thus, the procedure of enabling the current or voltage regulations is to enable the **ENBGR_** before enabling the **ENCCref**, **ENCC (ADDRESS 0AH)** and **ENCVref**, **ENCV (ADDRESS 0BH)**.
- bit6 **ENOVLO**: Enable the working voltage detection to assure the input voltage satisfied $4.35V < VCC < 5.5V$.
- bit5~4 unimplemented

 bit3 **ENCMP** : The comparator enable bit enables the internal comparator for comparison between the measured input parameters (such as the battery voltage, sensed charged current, battery temperature, etc.) and the pre-set current or voltage values selected by the comparator select **CMPPSEL[4:0] (ADDRESS 0CH)**.

bit2~0 unimplemented

RESULT : ADDRESS 09H

bit7 unimplemented

bit6 **OVLO**: Over voltage lock-out status READ ONLY register bit.

- bit5 **UVLO**: Under voltage lock-out status READ ONLY register bit.
- bit4 **NORM**: Normal status READ ONLY register bit.

Fortune Semiconductor Corp. $\frac{17}{34}$ 17/34 Rev. 1.0

bit3 **CMPOUT**: The comparator output.

- bit2~1 unimplemented
- bit0 **VDDIN**: The status indicator (Read Only) of supply voltage Vcc greater than VBAT, i.e. VDDIN is set high when VCC > VBAT. If there is no VCC and only the VBAT of battery is connected, then the VDDIN is set inactive low.

CCCTL : ADDRESS 0AH

bit7 **ENCCref**: Enable constant current regulation reference current.

- bit6 **ENCC**: Enables the constant current regulation for constant current charge with desired current amount selected.
- bit5~4 unimplemented
- bit[3:0] The 3-bits select **CURSEL[3:0]** selects constant current regulation reference current. The regulation current accuracy is 10% (unless otherwise noted).

CVCTL : ADDRESS 0BH

bit7 **ENCVref**: Enable constant voltage regulation reference current.

bit6 **ENCV**: Enables the constant voltage regulation for constant voltage charge with desired voltage amount selected.

bit5~4 unimplemented

bit[3:0] The 3-bits **VOLSEL[3:0]** selects constant voltage regulation reference voltage. The regulation voltage accuracy is $\pm 1\%$.

CMPSEL : ADDRESS 0CH

Also refer to **ENCMP (ADDRESS 08H)** and **CMPOUT (ADDRESS 09H)** register bits. The bit CMPOUT is the compared output and would be set high on comparator's measured input value (like current across the sense resistor Rsns with selecting the desired measured item by setting the **CMPNSEL[2:0]**) match exactly with the positive input of the selected reference value.

bit[7:5] **CMPNSEL[2:0]** select comparator negative input.

bit[4:0] **CMPPSEL[4:0]** select comparator positive input.

10.3.2.3. PWM (PDM) Voltage Generation

The VPWM which is one of the comparator's selected item by setting the **CMPPSEL[4:0]**==5'b00000 is the voltage level generated by the PWM function(pulse-width-modulation, or called pulse-density-modulation abbreviated as PDM, since the scheme here is using the PDM instead of the PWM for generating pulse clock signals), either selected by the hardware or software PWM module. The pulse density modulation clock enable bits used at hardware PWM mode can be selected on the contents of the registers PWDH[7:0] and PWDL[7:0] addressed at 0DH and 0EH, respectively.

PWDH : ADDRESS 0DH

PWDL : ADDRESS 0EH

PWM[15:0]={PWDH[7:0],PWDL[7:0]}

The PWM reference voltage is generated by using the derived divider chained-clocks for generation of the sub-digit voltage level. For example, the bit PWM [14] = PWDH [6] =1'b1 refers to the clock-chained derived clock to make the voltage-level divide-by-4, i.e., Vcc / $2^{2}=$ Vcc / 4. The following figure shows the PDM definition:

From above, we know that PDM[15] represents the same energy weighting of PWM[15] in the 16-bit period of time. PDM[15] can generate the same 32,768 counts of positive pulse, $(PDM[15] = 1 = PWM[15])$ or 0 count (PDM[15] = 0 = PWM[15]) as normal PWM[15] does in the 16-bit period of time. Also, PDM[14] can generate the same 16,384 counts of positive pulse, $(PDM[14] = 1 = PWM[14]$ or 0 count $(PDM[14] = 0 = PWM[14]$ as PWM[14]

Fortune Semiconductor Corp. $20/34$ 20/34 Rev. 1.0

does, and so on. Then, we know that we may get the same energy weighting (or counts of positive pulse) in the 16-bit period of time if we set the same value on PDM[15:0] and PWM[15:0]. If we zoom into the 8-bit period of time from the beginning within the 16-bit period with the setting of PDM $[15:0]$ = 1000-0000-0000-0000b = PWM[15:0], we will see that PDM offers better energy transformation than PWM does. PDM still offers half energy (128 counts of positive pulse) within the 8-bit period of time from the beginning within the 16-bit period, but PWM offers full energy (256 counts of positive pulse) within the same period.

For example, if the PWM $[15:0]$ =30A4H, then the voltage level is Full-Scale*(30A4H / FFFFH) = 0.19*Full-Scale and vice versa. Also note that the software PWM enable bit **SPMWEN (ADDRESS 13H)** should be set inactive low to enable the hardware PWM for the PWM generated specific voltage.

PWDCON : ADDRESS 0FH

bit[7:5] unimplemented

bit4 **PWEN**: Enable Pulse Density Modulation clock output.

bit3 unimplemented

bit[2:0] **PWCS[2:0]** selects Pulse Density Modulation clock input source. Setting as below:

10.3.2.4. Timer Interrupt Register, LED output displays, and General I/O data bits

TMOUT : ADDRESS 10H

TMOUT [7:0] is the output of the 8-bit counter, read-only register.

TMCON : ADDRESS 11H

bit7 **TRST**: If set TRST=0, the MCU will reset the 8-bit counter. Then read TRST bit will get "1".

- bit[6:4] unimplemented
bit3 **TMEN**: Counter
	- **TMEN: Counter enable**
		- $1 =$ The 8-bit counter will be enabled
		- $0 =$ The 8-bit counter will be disabled
- bit2[2:0] **INS[2:0]** selects timer interrupt source **TMOUT[7:0]** while Timer Clock source = 4MHz/32 = 128 kHz.

INS[2:0] selects the interrupt source TMOUT[7:0], as shown below, where the timer clock's master source is kept at 128KHz corresponding to INS[2:0]==3'b111. For example, if we want to use the timer clock at 64kHz, then INS[2:0]== 3'b110 should be set to get the corresponding timer clock; and if we want the timer activated at the divide-by-32 corresponding to TMOUT[7:0]==8'h20, the interrupt would be activated whenever the 64kHz clock has the count equal to 32 (or 20H).

LEDCTL : ADDRESS 12H

Fortune Semiconductor Corp. $22/34$ 22/34 Rev. 1.0

GPIO : ADDRESS 13H

bit7 **SPMWEN**: PWM control

- 1 = Enabled Software PWM control
- 0 = Enable Hardware PWM
- bit6 **GPIO1OEN**: GPIO1 output enable bit
	- 1 = Enabled GPIO1 output
	- 0 = Disable GPIO1 output
- bit5 **GPIO1**: GPIO1 output H/L
- bit4 **GPIO1PU**: Internal pull up 10kΩ.
- bit3 **SPWMO**: Software PWM H/L("1" / "0") control bit.
- bit2 **GPIO0OEN**: GPIO0 output enable bit
	- 1 = Enabled GPIO0 output
	- 0 = Disable GPIO0 output
- bit1 **GPIO0**: GPIO0 output H/L
- bit0 **GPIO0PU**: Internal pull up 10kΩ.

Not used : ADDRESS 14H

Not used : ADDRESS 15H

11. Instruction Set

 The FS3861 instruction set consists of 37 instructions. Each instruction is a 16-bit word with an OPCODE and one or more operands. The detailed descriptions are shown as below.

11.1 Instruction Set Summary

FS3861

Note:

- **f:** memory address (00h \sim 7Fh).
Now: work register.
- W: work register.
- k: literal field, constant data or label.
- d: destination select: d=0 store result in W, d=1: store result in memory address f.
- **b**: bit select $(0~7)$.
- [f]: the content of memory address f.
■ PC: program counter.
- \blacksquare PC: program counter.
 \blacksquare C: Carry flag
- C: Carry flag
■ DC: Digit car
- DC: Digit carry flag
■ Z: Zero flag
- Z: Zero flag
■ PD: power c
- PD: power down flag
■ TO: watchdog time or
- TO: watchdog time out flag
- **NOT:** watchdog timer counter

11.2 Instruction Description

(By alphabetically)

Fortune Semiconductor Corp. 25/34 Rev. 1.0

After instruction: PC = 0211h

Fortune

FS3861

W = 88h, OPERAND = 08h

Fortune Semiconductor Corp. 26/34 26/34 Rev. 1.0

$\boldsymbol{\hat{\lambda}}$ **Fortune**

FS3861

Fortune Semiconductor Corp. 27/34 27/34 Rev. 1.0

$\boldsymbol{\lambda}$ **Fortune**

FS3861

Fortune Semiconductor Corp. 28/34 28/34 Rev. 1.0

PC = address(OP2)

$\sqrt{2}$ **Fortune**

FS3861

Fortune Semiconductor Corp. 29/34 29/34 Rev. 1.0

$\boldsymbol{\hat{\lambda}}$ **Fortune**

FS3861

Fortune Semiconductor Corp. 20034 and 30/34 Rev. 1.0

\mathbf{v} **Fortune**

FS3861

Fortune Semiconductor Corp. 21/34 and 31/34 Rev. 1.0

$\boldsymbol{\hat{\lambda}}$ **Fortune**

FS3861

Fortune

FS3861

Fortune Semiconductor Corp. 23/34 and 33/34 Rev. 1.0

12.Package Information

12.1 Package Outline & Dimensions

Notes: Dimension D does not include mold protrusions or gate burrs.

Mold protrusions and gate burrs shall not exceed 0.06 inch per side.

Fortune Semiconductor Corp. $34/34$ 34/34 Rev. 1.0