

Silicon P Channel MOS FET Series Power Switching

REJ03G0027-0100Z Rev.1.00 May.13.2003


Description

This FET has the over temperature shut—down capability sensing to the junction temperature. This FET has the built—in over temperature shut—down circuit in the gate area. And this circuit operation to shut—down the gate voltage in case of high junction temperature like applying over power consumption, over current etc.

Features

- Logic level operation (-4 to -6 V Gate drive)
- High endurance capability against to the short circuit
- Built-in the over temperature shut-down circuit
- Latch type shut—down operation (Need 0 voltage recovery)

Outline



Absolute Maximum Ratings

 $(Ta = 25^{\circ}C)$

Item	Symbol	Ratings	Unit
Drain to source voltage	V_{DSS}	-60	V
Gate to source voltage	V _{GSS}	–16	V
Gate to source voltage	V_{GSS}	2.5	V
Drain current	I_D	-20	A
Drain peak current	I _D (pulse) Note1	–40	A
Body-drain diode reverse drain current	I _{DR}	-20	A
Channel dissipation	Pch ^{Note2}	50	W
Channel temperature	Tch	150	°C
Storage temperature	Tstg	–55 to +150	°C

Notes: 1. PW \leq 10 μ s, duty cycle \leq 1 %

2. Value at Tc = 25°C

Typical Operation Characteristics

 $(Ta = 25^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input voltage	V _{IH}	-3.5	_	_	V	
	V _{IL}	_	_	-1.2	V	
Input current (Gate non shut down)	I _{IH1}	_	_	-100	μA	Vi = -8 V, V _{DS} = 0
	I _{IH2}	_	_	– 50	μΑ	$Vi = -3.5 V, V_{DS} = 0$
	I _{IL}	_	_	– 1	μΑ	$Vi = -1.2 V, V_{DS} = 0$
Input current (Gate shut down)	I _{IH(sd)1}	_	-0.8	_	mA	Vi = -8 V, V _{DS} = 0
	I _{IH(sd)2}	_	-0.35	_	mA	$Vi = -3.5 V, V_{DS} = 0$
Shut down temperature	Tsd		175	_	°C	Channel temperature
Gate operation voltage	Vop	-3.5	_	-12	V	

Electrical Characteristics


 $(Ta = 25^{\circ}C)$


Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Drain current	I _{D1}	- 7	_	_	Α	$V_{GS} = -3.5 \text{ V}, V_{DS} = -2 \text{ V}$
Drain current	I _{D2}	_	_	-10	mA	V _{GS} = -1.2 V, V _{DS} = -2 V
Drain to source breakdown voltage	V _{(BR)DSS}	-60	_	_	V	$I_D = -10 \text{ mA}, V_{GS} = 0$
Gate to source breakdown voltage	V _{(BR)GSS}	-16	_	_	V	$I_{G} = -800 \ \mu A, \ V_{DS} = 0$
Gate to source breakdown voltage	V _{(BR)GSS}	2.5	_	_	V	I _G = 100 μA, V _{DS} = 0
Gate to source leak current	I _{GSS1}	_	_	-100	μΑ	V _{GS} = -8 V, V _{DS} = 0
	I _{GSS2}	_	_	-50	μA	$V_{GS} = -3.5 \text{ V}, V_{DS} = 0$
	I _{GSS3}	_	_	-1	μA	V _{GS} = -1.2 V, V _{DS} = 0
	I _{GSS4}	_	_	100	μA	V _{GS} = 2.4 V, V _{DS} = 0
Input current (shut down)	I _{GS(OP)1}	_	-0.8	_	mA	V _{GS} = -8 V, V _{DS} = 0
	I _{GS(OP)2}	_	-0.35	_	mA	V _{GS} = -3.5 V, V _{DS} = 0
Zero gate voltage drain current	I _{DSS}	_	_	-10	μΑ	V _{DS} = -60 V, V _{GS} = 0
Gate to source cutoff voltage	$V_{GS(off)}$	-1.1	_	-2.15	V	$V_{DS} = -10 \text{ V}, I_{D} = -1 \text{ mA}$
Forward transfer admittance	y _{fs}	10	18.5	_	S	$I_D = -10 \text{ A}, V_{DS} = -10 \text{ V}^{\text{Note3}}$
Static drain to source on state resistance	R _{DS(on)}	_	60	80	mΩ	$I_D = -10 \text{ A}, V_{GS} = -4 \text{ V}^{\text{Note3}}$
	R _{DS(on)}	_	42	54	mΩ	$I_D = -10 \text{ A}, V_{GS} = -10 \text{ V}^{\text{Note3}}$
Output capacitance	Coss	_	865	_	pF	$V_{DS} = -10 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz}$
Turn-on delay time	td(on)	_	5.7	_	μs	V_{GS} = -10 V, I_{D} = -10 A, R_{L} = 3 Ω
Rise time	tr	_	26	_	μs	_
Turn-off delay time	td(off)	_	6.5	_	μs	_
Fall time	tf	_	9	_	μs	_
Body–drain diode forward voltage	V_{DF}	_	-0.9	_	V	$I_F = -20 \text{ A}, V_{GS} = 0$
Body–drain diode reverse recovery time	trr	_	100	_	ns	$I_F = -20 \text{ A}, V_{GS} = 0$ diF/dt = 50A/ μ s
Over load shut down operation time Note4	t _{os1}	_	1.84	_	ms	V _{GS} = -5 V, V _{DD} = -16 V
	t _{os2}		1		ms	V _{GS} = -5 V, V _{DD} = -24 V


Notes: 3. Pulse test


4. Include the time shift based on increasing of channel temperature when operate under over load condition.


Main Characteristics













Package Dimensions





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

Reep sately in its in your dictude designis.

1. Renessa Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they
 do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.

 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts,
 programs, algorithms, or circuit application examples contained in these materials.

 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these
 materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers
 contact Renesas Technology Corporation or an authorized Renesas Technology Corporation before purchasing a product listed
 herein
- therein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page
- (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation or an authorized Renesas Technology Corporation or an underboard product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws, and regulations of Japane and/or the country of destination is prohibited.

- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan. Colophon 0.0

Rev.1.00, May.13.2003, page 11 of 11