### SN74LVCH16540A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS569G – MARCH 1996 – REVISED JUNE 1998

● Member of the Texas Instruments <i>Widebus™</i> Family	DGG OR DL (TOP )	- PACKAGE VIEW)
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>		48 1 <u>0E2</u>
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	1Y1 [ 2 1Y2 [ 3 GND [ 4	47   1A1 46   1A2 45   GND
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> <li>&gt; 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	1Y3 5 1Y4 6	44 1A3 43 1A4
<ul> <li>Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)</li> </ul>	V <sub>CC</sub> 7 1Y5 8	42 V <sub>CC</sub> 41 1A5 40 1A6
<ul> <li>Power Off Disables Outputs, Permitting Live Insertion</li> </ul>	1Y6 09 GND 010 1Y7 011	39 GND 38 1A7
<ul> <li>Latch-Up Performance Exceeds 250 mA Per JESD 17</li> </ul>	1Y8   12 2Y1   13	36 2A1
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	2Y2 14 GND 15 2Y3 16	33 2A3
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages</li> </ul>	2Y4 [ 17 V <sub>CC</sub> [ 18 2Y5 [ 19 2Y6 [ 20	32 2A4 31 V <sub>CC</sub> 30 2A5 29 2A6
description	GND 21 2Y7 22	28 GND 27 247
This 16-bit buffer/driver is designed for 1.65-V to $3.6-V V_{CC}$ operation, and provides a high-performance bus interface for wide data paths.	2Y8 23 20E1 24	26 2A8 25 2OE2

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all corresponding outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16540A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

### SN74LVCH16540A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS569G – MARCH 1996 – REVISED JUNE 1998

# FUNCTION TABLE (each 8-bit section)


	(each 8-bit section)								
	INPUTS	OUTPUT							
OE1	OE2	Α	Y						
L	L	L	Н						
L	L	Н	L						
Н	Х	Х	Z						
Х	Н	Х	Z						

## logic symbol<sup>†</sup>

1 <u>0E1</u>	1	&			
1 <u>0E2</u>	48		EN1		
	24	&			
20E1	25	Ĩ	EN2		
20E2		<b></b>			
	47			2	
1A1	46		I 1 ∇	3	1Y1
1A2	44			5	1Y2
1A3	43	ļ		6	1Y3
1A4	41			8	1Y4
1A5	40			9	1Y5
1A6	38			11	1Y6
1A7	37			12	1Y7
1A8 2A1	36			13	1Y8
	35		<b>2</b> ∇	14	2Y1
2A2 2A3	33			16	2Y2 2Y3
2A3 2A4	32			17	213 2Y4
2A4 2A5	30			19	214 2Y5
2A5 2A6	29			20	215 2Y6
2A0 2A7	27			22	210 2Y7
2A7 2A8	26			23	217 2Y8
270					210

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





## SN74LVCH16540A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS569G - MARCH 1996 - REVISED JUNE 1998

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> –0.5 V to 6.5 Input voltage range, V <sub>I</sub> (see Note 1)–0.5 V to 6.5	
Voltage range applied to any output in the high-impedance or power-off state, $V_O$	
(see Note 1)	sV
Voltage range applied to any output in the high or low state, $V_{ m O}$	
(see Notes 1 and 2)0.5 V to V <sub>CC</sub> + 0.5	5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	mΑ
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	mΑ
Continuous output current, I <sub>O</sub> ±50 r	mΑ
Continuous current through each V <sub>CC</sub> or GND ±100 r	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	:/W
DL package	
Storage temperature range, T <sub>stg</sub> 65°C to 150	)°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Supplyveltage	Operating	1.65	3.6	V	
VCC	Supply voltage	Data retention only	1.5		v	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	5.5	V	
VO Output voltag	Output valtage	High or low state	0	VCC	v	
	Output voltage	3 state	0	5.5	v	
		V <sub>CC</sub> = 1.65 V		-4		
1	Ligh lovel output ourrent	$V_{CC} = 2.3 V$		-8	mA	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12		
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
		$V_{CC} = 2.3 V$		8	<b>س</b> ۸	
IOL	Low-level output current	$V_{CC} = 2.7 V$		12	mA	
		$V_{CC} = 3 V$		24		
$\Delta t / \Delta v$	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN74LVCH16540A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS569G - MARCH 1996 - REVISED JUNE 1998

electrical characteris	tics over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					•	•	

PARAMETER	TEST CONDITION	ONS	Vcc	MIN	TYP†	MAX	UNIT
	I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
Vou	I <sub>OH</sub> = -8 mA		2.3 V	1.7			V
VОН	I <sub>OH</sub> = –12 mA		2.7 V	2.2			v
VOH VOL II II(hold)	IOH = -15  IMA	3 V	2.4				
	I <sub>OH</sub> = -24 mA	3 V	2.2				
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
V <sub>OL</sub>	I <sub>OL</sub> = 4 mA		1.65 V			0.45	
	I <sub>OL</sub> = 8 mA		2.3 V			0.7	V
	I <sub>OL</sub> = 12 mA	2.7 V			0.4		
	I <sub>OL</sub> = 24 mA		3 V			0.55	
lj	$V_{I} = 0$ to 5.5 V		3.6 V	<u>±</u>		±5	μΑ
	V <sub>I</sub> = 0.58 V		1.65 V	‡			μΑ
	V <sub>I</sub> = 1.07 V	1.05 V	‡				
	$V_{I} = 0.7 V$	2.3 V	45				
l <sub>l(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V	-45				
	V <sub>I</sub> = 0.8 V	V <sub>1</sub> = 0.8 V					]
	$V_{I} = 2 V$		3 V	-75			
	$V_{I} = 0$ to 3.6 V§		3.6 V		μΑ 		
l <sub>off</sub>	$V_{I}$ or $V_{O}$ = 5.5 V		0			±10	μΑ
I <sub>OZ</sub>	$V_{O} = 0$ to 5.5 V		3.6 V			±10	μA
1	$V_{I} = V_{CC} \text{ or } GND$		2.6.1/			20	
ICC	$\frac{1}{3.6 \text{ V} \le \text{VI} \le 5.5 \text{ VI}} \text{IO} = 0$		D = 0 3.6 V			20	μA
ΔICC	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND		2.7 V to 3.6 V			500	μA
Ci	$V_I = V_{CC}$ or GND		3.3 V		5		pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6.5		pF

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> This information was not available at the time of publication.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

¶ This applies in the disabled state only.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = 2	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
		(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A	Y	‡	‡	‡	‡		4.5	1	3.7	ns
t <sub>en</sub>	OE	Y	‡	‡	‡	‡		5.9	1.5	4.8	ns
<sup>t</sup> dis	OE	Y	‡	‡	‡	‡		6.3	1.6	5.9	ns

<sup>‡</sup> This information was not available at the time of publication.




## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT		
				TYP	TYP	TYP		
Cpd	Power dissipation capacitance	Outputs enabled	6 40 MU	†	†	34	~ <b>F</b>	
Cpa	per buffer/driver	Outputs disabled	f = 10 MHz	†	†	2	рF	

<sup>†</sup> This information was not available at the time of publication.



### SN74LVCH16540A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCAS569G - MARCH 1996 - REVISED JUNE 1998




### NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

### Figure 1. Load Circuit and Voltage Waveforms






- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR≤10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub>≤2 ns. t<sub>f</sub>≤2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. tpzL and tpzH are the same as  $t_{en}$ .
  - G.  $t_{PIH}$  and  $t_{PHI}$  are the same as  $t_{pd}$ .

### Figure 2. Load Circuit and Voltage Waveforms



## SN74LVCH16540A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS569G - MARCH 1996 - REVISED JUNE 1998



- NOTES: A. CI includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpHZ are the same as t<sub>dis</sub>.
  - F. tp71 and tp7H are the same as ten.
  - G. tPLH and tPHL are the same as tpd.

### Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated