# FLASH MEMORY

# 64 M (4M $\times$ 16) BIT

MirrorFlash™

# MBM29PL65LM-90/10

# DESCRIPTION

MBM29PL65LM is of 67,108,864 bit capacity +3.0 V -only Flash memory enabling word write, both across- the chip, comprehensive erase and by-the-unit, individual sector erase.

Its CMOS peripheral circuitry contributes to significant saving in power consumption even at high-speed standby mode operation.

MBM29PL65LM consists of 4M x 16 bit Word mode and erases 128 sectors at ever 32K word. Its package type is 48-pin TSOP.


Embedded Program Algorithm<sup>™</sup>, when executed with erase or program command sequences, automatically times the program pulse widths and verifies proper cell margin.

MBM29PL65LM, because of its capability in electrical data erase and program through write command, enables to rewrite data within the internal system. It is a truly dependable device for vast application possibilities.

# PRODUCT LINE UP

Part No.	MBM29PL65LM-90	MBM29PL65LM-10
Vcc	3.0 V to 3.6 V	3.0 V to 3.6 V
Vccq	Vcc	Vcc
Max Address Access Time	90 ns	100 ns
Max CE Access Time	90 ns	100 ns
Max Page Read Access Time	25 ns	30 ns

## PACKAGE




Notes: Programming in byte mode (  $\times$  8) is prohibited.

Programming to the address that already contains data is prohibited. (It is mandatory to erase data prior to overprogram on the same address.



# FEATURES


- MirrorFlash Memory<sup>™\*1</sup>
- 0.23 μm Process Technology
- 4 M  $\times$  16 bit configuration
- Single 3.0 V read, program and erase
- Standard 48-pin TSOP (1) (Package suffix : TN)
- Minimum 100,000 program/erase cycles
- High performance Page mode (4 words)
- Sector erase architecture (Sectors can be grouped in any given combination.) 32K word sectors
  - Any combination of sectors can be concurrently erased. Also supports full chip erase.
- HiddenROM Region
- Write Protect by  $\overline{WP}$  pin
- Embedded Erase<sup>™\*2</sup> Algorithms
- Embedded Program<sup>™\*2</sup> Algorithms
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Automatic sleep mode
- Erase Suspend/Resume
- Low Vcc write inhibit
- Sector Group Protection
- Extended Sector Group Protection
- Fast Program
- Temporary sector group unprotection
- In accordance with CFI (<u>Common Flash Memory Interface</u>)
- \*1 : MirrorFlash<sup>™</sup> is a trademark of Fujitsu Limited.
- \*2 : Embedded Erase<sup>™</sup> and Embedded Program<sup>™</sup> are trademarks of Advanced Micro Devices, Inc.




## ■ PIN DESCRIPTIONS

Pin Name	Function
A <sub>21</sub> to A <sub>0</sub>	Address Inputs
DQ <sub>15</sub> to DQ <sub>0</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
WP	Hardware Write Protection
ACC	Hardware Program Acceleration
RESET	Hardware Reset Pin/Temporary Sector Group Unprotection
Vcc	Device Power Supply
Vccq	Output Power Supply
Vss	Device Ground

BLOCK DIAGRAM



# ■ LOGIC SYMBOL



# DEVICE BUS OPERATION

MB	M29P	L65L	M Us	er B	us O	perat	ions	Tabl	е			
Operation	CE	OE	WE	A <sub>0</sub>	<b>A</b> 1	<b>A</b> 2	<b>A</b> 3	A <sub>6</sub>	A9	DQ <sub>15</sub> to DQ <sub>0</sub>	RESET	WP
Standby	Н	Х	Х	Х	Х	Х	Х	Х	Х	Hi-Z	Н	Х
Autoselect Manufacture Code*1	L	L	Н	L	L	L	L	L	VID	Code	Н	Х
Autoselect Device Code*1	L	L	Н	Н	L	L	L	L	Vid	Code	Н	Х
Read	L	L	Н	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Аз	A <sub>6</sub>	A <sub>9</sub>	Dout	Н	Х
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	Х	Hi-Z	Н	Х
Write (Program/Erase)	L	Н	L	A <sub>0</sub>	A1	A <sub>2</sub>	Аз	A <sub>6</sub>	A9	*4	Н	*5
Enable Sector Group Protection*2	L	Н	L	L	Н	L	L	L	Х	*4	Vid	Н
Temporary Sector Group Unprotection	х	х	х	Х	х	х	х	х	х	*4	Vid	Н
Reset (Hardware)	Х	Х	Х	Х	Х	Х	Х	Х	Х	Hi-Z	L	Х
Sector Write Protection*3	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	L

**Legend** : L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>. See DC Characteristics for voltage levels. Hi-Z = High-Z, V<sub>ID</sub> = 11.5 V to 12.5 V

\*1 : Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29PL65LM Standard Command Definitions".

- \*2: Refer to Sector Group Protection.
- \*3 : Protects the first 32K words sector (SA0).
- \*4 : DIN or DOUT as required by command sequence, data pulling, or sector protect algorithm
- \*5 : If  $\overline{WP}/ACC = V_{IL}$ , the first sector remains protected.

If WP/ACC = V<sub>IH</sub>, the first sector will be protected or unprotected as determined by the method specified in "Sector Group Protection" in "■ FUNCTIONAL DESCRIPTION".

Command Sequence	Bus Write Cycles	First Bus Write Cycle		W	Second Bus Write Cycle		Third Bus Write Cycle		n Bus Write cle	Fifth Bus Write Cycle		Sixth Bus Write Cycle	
-	Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Reset*2	1	XXXh	F0h	—	—	—	_	_	_	—	—	—	—
Reset*2	3	555h	AAh	2AAh	55h	555h	F0h	RA*13	RD*13	_	—	_	—
Autoselect	3	555h	AAh	2AAh	55h	555h	90h	00h <sup>*13</sup>	04h <sup>*13</sup>	—	_	_	—
Program	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	—	_	_	—
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Program/Erase Suspend*3	1	XXXh	B0h	—	_	_	_		_	—	_	-	—
Program/Erase Resume*3	1	XXXh	30h	—	_	_	_		_	—	_	-	—
Set to Fast Mode*4	3	555h	AAh	2AAh	55h	555h	20h		_	—	_	-	—
Fast Program*4	2	XXXh	A0h	PA	PD	_	_		_	—	_	-	—
Reset from Fast Mode*5	2	XXXh	90h	XXXh	00h*12	_	_		_	—	_	-	—
Write to Buffer	20	555h	AAh	2AAh	55h	SA	25h	SA	0Fh	PA	PD	WBL	PD
Program Buffer to Flash (Confirm)	1	SA	29h	_	_	_		_	_	_	_	_	_
Write to Buffer Abort Reset*6	3	555h	AAh	2AAh	55h	555h	F0h		_	_	_	_	—
Extended Sector Group Protection* <sup>7,*8</sup>	4	XXXh	60h	SGA	60h	SGA	40h	SGA*13	SD*13	_	_	_	_
Query*9	1	55h	98h	_		_	_			-	—	-	—
HiddenROM Entry*10	3	555h	AAh	2AAh	55h	555h	88h			-	_	-	—
HiddenROM Program *10,*11	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	_	_	-	—
HiddenROM Exit*11	4	555h	AAh	2AAh	55h	555h	90h	XXXh	00h	_	_	-	—

#### MBM29PL65LM Standard Command Definitions Table\*1

RA = Address of the memory location to be read.

PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.

- SA = Address of the sector to be erased. The combination of A<sub>21</sub>, A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub> and A<sub>15</sub> will uniquely select any sector. See "Sector Address Table"
- SGA = Sector Group Address to be protected. See "Sector Group Address Table". Specify SGA which constitutes from A<sub>21</sub> to A<sub>17</sub> and (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0).
- RD = Data read from location RA during read operation.

PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.

WBL = Write Buffer Location

- HRA = Address of the HiddenROM area ; 000000h to 00007Fh
- \*1 : The command combinations not described in "MBM29PL65LM Standard Command Definitions" are illegal.

\*2 : Both of these reset commands are equivalent except for "Write to Buffer Abort" reset.

\*3 : The Erase Suspend and Erase Resume command are valid only during a sector erase operation.

- \*4 : The Set to Fast Mode command is required prior to the Fast Program command.
- \*5 : The Reset from Fast Mode command is required to return to the read mode when the device is in fast mode.

- \*6 : Reset to the read mode. The Write to Buffer Abort Reset command is required after the Write to Buffer operation was aborted.
- \*7 : This command is valid while  $\overline{\text{RESET}} = V_{\text{ID.}}$
- \*8 : Sector Group Address (SGA) with  $A_6 = 0$ ,  $A_3 = 0$ ,  $A_2 = 0$ ,  $A_1 = 1$ , and  $A_0 = 0$
- \*9 : The valid address are  $A_6$  to  $A_0$ .
- \*10 : The HiddenROM Entry command is required prior to the HiddenROM programming.
- \*11 : This command is valid during HiddenROM mode.
- \*12 : The data "F0h" is also acceptable.
- \*13 : Indicates read cycle.

## Notes : $\bullet X = "H"$ or "L"

• Bus operations are defined in "User Bus Operations Table".

	Autoselec	i coue	s rapie				
Туре	A21 to A17	A <sub>6</sub>	A <sub>3</sub>	A2	<b>A</b> 1	A٥	Code (HEX)
Manufacturer's Code	Х	VIL	VIL	VIL	VIL	Vı∟	04h
Device Code	Х	VIL	VIL	VIL	VIL	Vін	227Eh
Extended Device Code*1	Х	VIL	Vін	Vін	Vін	VIL	2213h
Extended Device Code	Х	VIL	Vін	Vін	Vін	Vін	2201h
Sector Group Protection*3	Sector Group Address	VIL	VIL	VIL	VIH	VIL	*2

#### **Autoselect Codes Table**

\*1 : At Word mode, a read cycle at address 01h outputs device code. When 227Eh is output, it indicates that reading two additional codes, called Extended Device Codes, will be required. Therefore the system may continue reading out these Extended Device Codes at the address of 0Eh, as well as at 0Fh.

- \*2 : Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.
- \*3 : Given  $\overline{CE}$  = Fix, wait for one cycle after the rising edge of WE (the last write command), then indicate SGA as (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0).

Sector	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	A15	Sector Size	Address Range
								(Kwords)	
SA0	0	0	0	0	0	0	0	32	000000h to 007FFFh
SA1	0	0	0	0	0	0	1	32	008000h to 00FFFFh
SA2	0	0	0	0	0	1	0	32	010000h to 017FFFh
SA3	0	0	0	0	0	1	1	32	018000h to 01FFFFh
SA4	0	0	0	0	1	0	0	32	020000h to 027FFFh
SA5	0	0	0	0	1	0	1	32	028000h to 02FFFFh
SA6	0	0	0	0	1	1	0	32	030000h to 037FFFh
SA7	0	0	0	0	1	1	1	32	038000h to 03FFFFh
SA8	0	0	0	1	0	0	0	32	040000h to 047FFFh
SA9	0	0	0	1	0	0	1	32	048000h to 04FFFFh
SA10	0	0	0	1	0	1	0	32	050000h to 057FFFh
SA11	0	0	0	1	0	1	1	32	058000h to 05FFFFh
SA12	0	0	0	1	1	0	0	32	060000h to 067FFFh
SA13	0	0	0	1	1	0	1	32	068000h to 06FFFFh
SA14	0	0	0	1	1	1	0	32	070000h to 077FFFh
SA15	0	0	0	1	1	1	1	32	078000h to 07FFFFh
SA16	0	0	1	0	0	0	0	32	080000h to 087FFFh
SA17	0	0	1	0	0	0	1	32	088000h to 08FFFFh
SA18	0	0	1	0	0	1	0	32	090000h to 097FFFh
SA19	0	0	1	0	0	1	1	32	098000h to 09FFFFh
SA20	0	0	1	0	1	0	0	32	0A0000h to 0A7FFFh
SA21	0	0	1	0	1	0	1	32	0A8000h to 0AFFFFh
SA22	0	0	1	0	1	1	0	32	0B0000h to 0B7FFFh
SA23	0	0	1	0	1	1	1	32	0B8000h to 0BFFFFh
SA24	0	0	1	1	0	0	0	32	0C0000h to 0C7FFFh
SA25	0	0	1	1	0	0	1	32	0C8000h to 0CFFFFh
SA26	0	0	1	1	0	1	0	32	0D0000h to 0D7FFFh
SA27	0	0	1	1	0	1	1	32	0D8000h to 0DFFFFh
SA28	0	0	1	1	1	0	0	32	0E0000h to 0E7FFFh
SA29	0	0	1	1	1	0	1	32	0E8000h to 0EFFFFh
SA30	0	0	1	1	1	1	0	32	0F0000h to 0F7FFFh
	1	1	1	1	I	1			(Continued)

### Sector Address Table

(Continued)

Sector	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	Sector Size (Kwords)	Address Range
SA31	0	0	1	1	1	1	1	32	0F8000h to 0FFFFFh
SA32	0	1	0	0	0	0	0	32	100000h to 107FFFh
SA33	0	1	0	0	0	0	1	32	108000h to 10FFFFh
SA34	0	1	0	0	0	1	0	32	110000h to 117FFFh
SA35	0	1	0	0	0	1	1	32	118000h to 11FFFFh
SA36	0	1	0	0	1	0	0	32	120000h to 127FFFh
SA37	0	1	0	0	1	0	1	32	128000h to 12FFFFh
SA38	0	1	0	0	1	1	0	32	130000h to 137FFFh
SA39	0	1	0	0	1	1	1	32	138000h to 13FFFFh
SA40	0	1	0	1	0	0	0	32	140000h to 147FFFh
SA41	0	1	0	1	0	0	1	32	148000h to 14FFFFh
SA42	0	1	0	1	0	1	0	32	150000h to 157FFFh
SA43	0	1	0	1	0	1	1	32	158000h to 15FFFFh
SA44	0	1	0	1	1	0	0	32	160000h to 167FFFh
SA45	0	1	0	1	1	0	1	32	168000h to 16FFFFh
SA46	0	1	0	1	1	1	0	32	170000h to 177FFFh
SA47	0	1	0	1	1	1	1	32	178000h to 17FFFFh
SA48	0	1	1	0	0	0	0	32	180000h to 187FFFh
SA49	0	1	1	0	0	0	1	32	188000h to 18FFFFh
SA50	0	1	1	0	0	1	0	32	190000h to 197FFFh
SA51	0	1	1	0	0	1	1	32	198000h to 19FFFFh
SA52	0	1	1	0	1	0	0	32	1A0000h to 1A7FFFh
SA53	0	1	1	0	1	0	1	32	1A8000h to 1AFFFFh
SA54	0	1	1	0	1	1	0	32	1B0000h to 1B7FFFh
SA55	0	1	1	0	1	1	1	32	1B8000h to 1BFFFFh
SA56	0	1	1	1	0	0	0	32	1C0000h to 1C7FFFh
SA57	0	1	1	1	0	0	1	32	1C8000h to 1CFFFFh
SA58	0	1	1	1	0	1	0	32	1D0000h to 1D7FFFh
SA59	0	1	1	1	0	1	1	32	1D8000h to 1DFFFFh
SA60	0	1	1	1	1	0	0	32	1E0000h to 1E7FFFh
SA61	0	1	1	1	1	0	1	32	1E8000h to 1EFFFFh
SA62	0	1	1	1	1	1	0	32	1F0000h to 1F7FFFh

Sector	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	Sector Size (Kwords)	Address Range
SA63	0	1	1	1	1	1	1	32	1F8000h to 1FFFFF
SA64	1	0	0	0	0	0	0	32	200000h to 207FFFI
SA65	1	0	0	0	0	0	1	32	208000h to 20FFFF
SA66	1	0	0	0	0	1	0	32	210000h to 217FFF
SA67	1	0	0	0	0	1	1	32	218000h to 21FFFF
SA68	1	0	0	0	1	0	0	32	220000h to 227FFF
SA69	1	0	0	0	1	0	1	32	228000h to 22FFFF
SA70	1	0	0	0	1	1	0	32	230000h to 237FFF
SA71	1	0	0	0	1	1	1	32	238000h to 23FFFF
SA72	1	0	0	1	0	0	0	32	240000h to 247FFF
SA73	1	0	0	1	0	0	1	32	248000h to 24FFFF
SA74	1	0	0	1	0	1	0	32	250000h to 257FFF
SA75	1	0	0	1	0	1	1	32	258000h to 25FFFF
SA76	1	0	0	1	1	0	0	32	260000h to 267FFF
SA77	1	0	0	1	1	0	1	32	268000h to 26FFFF
SA78	1	0	0	1	1	1	0	32	270000h to 277FFF
SA79	1	0	0	1	1	1	1	32	278000h to 27FFFF
SA80	1	0	1	0	0	0	0	32	280000h to 287FFF
SA81	1	0	1	0	0	0	1	32	288000h to 28FFFF
SA82	1	0	1	0	0	1	0	32	290000h to 297FFF
SA83	1	0	1	0	0	1	1	32	298000h to 29FFFF
SA84	1	0	1	0	1	0	0	32	2A0000h to 2A7FFF
SA85	1	0	1	0	1	0	1	32	2A8000h to 2AFFFF
SA86	1	0	1	0	1	1	0	32	2B0000h to 2B7FFF
SA87	1	0	1	0	1	1	1	32	2B8000h to 2BFFFF
SA88	1	0	1	1	0	0	0	32	2C0000h to 2C7FFF
SA89	1	0	1	1	0	0	1	32	2C8000h to 2CFFFF
SA90	1	0	1	1	0	1	0	32	2D0000h to 2D7FFF
SA91	1	0	1	1	0	1	1	32	2D8000h to 2DFFFF
SA92	1	0	1	1	1	0	0	32	2E0000h to 2EE7FF
SA93	1	0	1	1	1	0	1	32	2E8000h to 2EFFFF
SA94	1	0	1	1	1	1	0	32	2F0000h to 2F7FFF

(Continued)

Sector	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	Sector Size (Kwords)	Address Range
SA95	1	0	1	1	1	1	1	32	2F8000h to 2FFFFFh
SA96	1	1	0	0	0	0	0	32	300000h to 307FFFh
SA97	1	1	0	0	0	0	1	32	308000h to 30FFFFh
SA98	1	1	0	0	0	1	0	32	310000h to 317FFFh
SA99	1	1	0	0	0	1	1	32	318000h to 31FFFFh
SA100	1	1	0	0	1	0	0	32	320000h to 327FFFh
SA101	1	1	0	0	1	0	1	32	328000h to 32FFFFh
SA102	1	1	0	0	1	1	0	32	330000h to 337FFFh
SA103	1	1	0	0	1	1	1	32	338000h to 33FFFFh
SA104	1	1	0	1	0	0	0	32	340000h to 347FFFh
SA105	1	1	0	1	0	0	1	32	348000h to 34FFFFh
SA106	1	1	0	1	0	1	0	32	350000h to 357FFFh
SA107	1	1	0	1	0	1	1	32	358000h to 35FFFFh
SA108	1	1	0	1	1	0	0	32	360000h to 367FFFh
SA109	1	1	0	1	1	0	1	32	368000h to 36FFFFh
SA110	1	1	0	1	1	1	0	32	370000h to 377FFFh
SA111	1	1	0	1	1	1	1	32	378000h to 37FFFFh
SA112	1	1	1	0	0	0	0	32	380000h to 387FFFh
SA113	1	1	1	0	0	0	1	32	388000h to 38FFFFh
SA114	1	1	1	0	0	1	0	32	390000h to 397FFFh
SA115	1	1	1	0	0	1	1	32	398000h to 39FFFFh
SA116	1	1	1	0	1	0	0	32	3A0000h to 3A7FFFh
SA117	1	1	1	0	1	0	1	32	3A8000h to 3AFFFFh
SA118	1	1	1	0	1	1	0	32	3B0000h to 3B7FFFh
SA119	1	1	1	0	1	1	1	32	3B8000h to 3BFFFFh
SA120	1	1	1	1	0	0	0	32	3C0000h to 3C7FFFh
SA121	1	1	1	1	0	0	1	32	3C8000h to 3CFFFFh
SA122	1	1	1	1	0	1	0	32	3D0000h to 3D7FFFh
SA123	1	1	1	1	0	1	1	32	3D8000h to 3DFFFFh
SA124	1	1	1	1	1	0	0	32	3E0000h to 3E7FFFh
SA125	1	1	1	1	1	0	1	32	3E8000h to 3EFFFFh
SA126	1	1	1	1	1	1	0	32	3F0000h to 3F7FFFh
SA127	1	1	1	1	1	1	1	32	3F8000h to 3FFFFFh

Sector Group Address	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	Sector Group Size (Kwords)	Sectors
SGA0	0	0	0	0	0	128	SA0 to SA3
SGA1	0	0	0	0	1	128	SA4 to SA7
SGA2	0	0	0	1	0	128	SA8 to SA11
SGA3	0	0	0	1	1	128	SA12 to SA15
SGA4	0	0	1	0	0	128	SA16 to SA19
SGA5	0	0	1	0	1	128	SA20 to SA23
SGA6	0	0	1	1	0	128	SA24 to SA27
SGA7	0	0	1	1	1	128	SA28 to SA31
SGA8	0	1	0	0	0	128	SA32 to SA35
SGA9	0	1	0	0	1	128	SA36 to SA39
SGA10	0	1	0	1	0	128	SA40 to SA43
SGA11	0	1	0	1	1	128	SA44 to SA47
SGA12	0	1	1	0	0	128	SA48 to SA51
SGA13	0	1	1	0	1	128	SA52 to SA55
SGA14	0	1	1	1	0	128	SA56 to SA59
SGA15	0	1	1	1	1	128	SA60 to SA63
SGA16	1	0	0	0	0	128	SA64 to SA67
SGA17	1	0	0	0	1	128	SA68 to SA71
SGA18	1	0	0	1	0	128	SA72 to SA75
SGA19	1	0	0	1	1	128	SA76 to SA79
SGA20	1	0	1	0	0	128	SA80 to SA83
SGA21	1	0	1	0	1	128	SA84 to SA87
SGA22	1	0	1	1	0	128	SA88 to SA91
SGA23	1	0	1	1	1	128	SA92 to SA95
SGA24	1	1	0	0	0	128	SA96 to SA99
SGA25	1	1	0	0	1	128	SA100 to SA103
SGA26	1	1	0	1	0	128	SA104 to SA107
SGA27	1	1	0	1	1	128	SA108 to SA111
SGA28	1	1	1	0	0	128	SA112 to SA115
SGA29	1	1	1	0	1	128	SA116 to SA119
SGA30	1	1	1	1	0	128	SA120 to SA123
SGA31	1	1	1	1	1	128	SA124 to SA127

### Sector Group Address Table

A <sub>6</sub> to A <sub>0</sub>	DQ <sub>15</sub> to DQ <sub>0</sub>	Description
10h	0051h	
11h	0052h	Query-unique ASCII string "QRY"
12h	0059h	
13h	0002h	Primary OEM Command Set
14h	0000h	02h : AMD/FJ standard
15h	0040h	Address for Primary Extended Table
16h	0000h	
17h	0000h	Alternate OEM Command Set
18h	0000h	(00h = not applicable)
19h	0000h	Address for Alternate OEM Extended Table
1Ah	0000h	
		Vcc Min (write/erase)
1Bh	0027h	DQ7 to DQ4: 1V/bit,
		DQ₃ to DQ₀: 100 mV/bit
		Vcc Max (write/erase)
1Ch	0036h	DQ7 to DQ4: 1V/bit,
		DQ <sub>3</sub> to DQ <sub>0</sub> : 100 mV/bit
1Dh	0000h	VPP Min voltage (00h = no Vpp pin)
1Eh	0000h	VPP Max voltage (00h =no Vpp pin)
1Fh	0007h	Typical timeout per single write 2 <sup>N</sup> μs
20h	0007h	Typical timeout for Min size buffer write $2^{N} \mu s$
21h	000Ah	Typical timeout per individual sector erase 2 <sup>N</sup> ms
22h	0000h	Typical timeout for full chip erase 2 <sup>N</sup> ms
23h	0001h	Max timeout for write 2 <sup>N</sup> times typical
24h	0005h	Max timeout for buffer write 2 <sup>N</sup> times typical
25h	0004h	Max timeout per individual sector erase 2 <sup>N</sup> times typical
26h	0000h	Max timeout for full chip erase 2 <sup>N</sup> times typical
27h	0017h	Device Size = $2^{N}$ byte
28h	0001h	Flash Device Interface description
29h	0000h	$01h: \times 16$
2Ah	0005h	
2Bh	0000h	Max number of byte in multi-byte write = $2^{N}$
2Ch	0001h	Number of Erase Block Regions within device (02h = Boot)
2Dh	007Fh	Erase Block Region 1 Information
2Eh	0000h	bit 15 to bit 0 : $y =$ number of sectors
2Fh	0000h	bit 31 to bit 16 : $z = size$
30h	0001h	$(z \times 256 \text{ Byte})$
31h	0000h	Erase Block Region 2 Information
32h	0000h	bit 15 to bit 0 : y = number of sectors
33h	0000h	bit 31 to bit 16 : $z = size$
34h	0000h	$(z \times 256 \text{ Byte})$

# Common Flash Memory Interface Code Table

(Continued)

(Continued)

A <sub>6</sub> to A <sub>0</sub>	DQ <sub>15</sub> to DQ <sub>0</sub>	Description
35h	0000h	Erase Block Region 3 Information
36h	0000h	bit 15 to bit 0 : y = number of sectors
37h	0000h	bit 31 to bit 16 : $z = size$
38h	0000h	$(z \times 256 \text{ Byte})$
39h	0000h	Erase Block Region 4 Information
3Ah	0000h	bit 15 to bit 0 : y = number of sectors
3Bh	0000h	bit 31 to bit 16 : $z = size$
3Ch	0000h	$(z \times 256 \text{ Byte})$
40h	0050h	
41h	0052h	Query-unique ASCII string "PRI"
42h	0049h	
43h	0031h	Major version number, ASCII
44h	0033h	Minor version number, ASCII
		Address Sensitive Unlock
45h	0008h	08h : Supported
		09h : Not Supported
46h	0002h	Erase Suspend
4011	000211	(02h = To Read & Write)
		Sector Group Protection
47h	0004h	00h : Not Supported
		X : Number of sectors in per group
		Sector Temporary Unprotection
48h	0001h	00h : Not Supported
		01h : Supported
49h	0004h	Sector Group Protection Algorithm
4Ah	0000h	Dual Operation
	000011	(00h = Not Supported)
4Bh	0000h	Burst Mode Type
	000011	(00h = Not Supported)
4Ch	0001h	Page Mode Type
	000111	(01h = 4-Word Page Supported)
		VACC (Acceleration) Supply Minimum
4Dh	00B5h	00h = Not Supported
4011	COBOIN	DQ7 to DQ4: 1V/bit,
		DQ₃ to DQ₀: 100mV/bit
		VACC (Acceleration) Supply Maximum
4Eh	00C5h	00h = Not Supported
	000011	DQ7 to DQ4: 1V/bit,
		DQ₃ to DQ₀: 100mV/bit
4Fh	0004h	Write Protect
		04h = Uniform Sectors Bottom Write Protect
		Program Suspend
50h	01h	00h = Not Supported
		01h = Supported

### ■ FUNCTIONAL DESCRIPTION

#### Standby Mode

There are two ways to implement the standby mode on the device, one using both the CE and RESET pins, and the other via the RESET pin only.

When using both pins, CMOS standby mode is achieved with  $\overline{CE}$  and  $\overline{RESET}$  input held at  $V_{CC} \pm 0.3$  V. Under this condition the current consumed is less than 5  $\mu$ A Max. During Embedded Algorithm operation,  $V_{CC}$  active current ( $I_{CC2}$ ) is required even when  $\overline{CE} =$  "H". The device can be read with standard access time ( $t_{CE}$ ) from either of these standby modes.

When using the  $\overline{\text{RESET}}$  pin only, CMOS standby mode is achieved with  $\overline{\text{RESET}}$  input held at Vss ± 0.3 V ( $\overline{\text{CE}}$  = "H" or "L").

Under this condition the current consumed is less than 5 µA Max. Once the RESET pin is set high, the device requires t<sub>RH</sub> as a wake-up time for output to be valid for read access.

During standby mode, the output is in the high impedance state regardless of  $\overline{OE}$  input.

#### Automatic Sleep Mode

Automatic sleep mode works to resin power consumption during read-out of the device data. This is useful in the application such as a handy terminal which requires low power consumption.

To activate this mode, the device automatically switches itself to low power mode when address remain stable during

access time of t<sub>ACC</sub> + 30 ns. It is not necessary to control  $\overline{CE}$ ,  $\overline{WE}$  and  $\overline{OE}$  on this mode. The current consumed is typically 1  $\mu$ A (CMOS Level).

During simultaneous operation, Vcc active current (Icc2) is required.

Since, the data are latched during this mode, the data are continuously read out. When the addresses are changed, the mode is automatically canceled and the device reads the data for changed address.

#### Autoselect

Autoselect mode allows reading out of a binary code and identifies its manufacturer and type. It is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force  $V_{ID}$  on address pin A<sub>9</sub>. Three identifier bytes may then be sequenced from the device outputs by toggling addresses. All addresses are DON'T CARES except A<sub>6</sub> to A<sub>0</sub>.

The manufacturer and device codes may also be read via the command register, for instances when the device is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in "Common Definitions Table" of "
DEVICE BUS OPERATIONS".

A read cycle from address 00h returns the manufacturer's code (Fujitsu = 04h). A read cycle from address 01h outputs device code. At word mode, 227Eh is output, it indicates that two additional codes, called Extended Device Codes is required. Therefore the system may continue reading out these Extended Device Codes at addresses of 0Eh and 0Fh. Refer to "Autoselect Codes Table" in "■ DEVICE BUS OPERATIONS".

#### **Read Mode**

The device has two control functions required to obtain data at the outputs.  $\overline{CE}$  is the power control and used for a device selection.  $\overline{OE}$  is the output control and used to gate data to the output pins if a device is selected.

Address access time (t<sub>ACC</sub>) is equal to the delay from stable addresses to valid output data. The chip enable access time (t<sub>CE</sub>) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. Assuming the addresses have been stable for at least t<sub>ACC</sub> - t<sub>OE</sub> time. When reading out a data without changing addresses after power-up, input hardware reset or to change  $\overline{CE}$  pin from "H" or "L".

#### Page Mode Read

The device is capable of fast Page mode read and are compatible with Page mode Mask ROM read operation. This mode provides faster read access speed for random locations within a page. Page size is 4 words, within the appropriate Page being selected by the higher address bits A<sub>21</sub> to A<sub>2</sub> and the address bits A<sub>1</sub> to A<sub>0</sub> in Word mode (A<sub>1</sub> to A<sub>-1</sub> in Byte mode). The initial page access is equal to the random access (t<sub>ACC</sub>) and subsequent Page read access (as long as the locations specified by the microprocessor fall within that Page) is equivalent to the page access time (t<sub>PACC</sub>).

#### **Output Disable**

With the  $\overline{OE}$  input is at logic high level (V<sub>IH</sub>), output from the device is disabled. This causes the output pins to be in a high impedance state.

#### Write

Device erase and programming are accomplished via the command register. The contents of the register serve as input to the internal state machine. The state machine output dictates the device function.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to V<sub>IL</sub>, while  $\overline{CE}$  is at V<sub>IL</sub> and  $\overline{OE}$  is at V<sub>IH</sub>. Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever starts later, while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever starts first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Sector Group Protection**

The device features hardware sector group protection. This feature will disable both program and erase operations in any combination of 32 sector groups of memory. See "Sector Group Address Table (MBM29PL65LM)" in "■ DEVICE BUS OPERATION". The user's side can use the sector group protection using programming equipment. The device is shipped with all sector groups that are unprotected.

To activate it, the programming equipment must force V<sub>ID</sub> on address pin A<sub>9</sub> and control pin  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$  and A<sub>6</sub> = A<sub>3</sub> = A<sub>2</sub> = A<sub>0</sub> = V<sub>IL</sub>, A<sub>1</sub> = V<sub>IH</sub>. The sector group addresses (A<sub>21</sub>, A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, and A<sub>17</sub>) should be set to the sector to be protected. "Sector Address Table (MBM29PL65LM)" in "**■** DEVICE BUS OPERATION" defines the sector address for each of the seventy-one (71) individual sectors, and "Sector Group Address Table (MBM29PL65LM)" in "**■** DEVICE BUS OPERATION" defines the sector (24) individual group sectors. Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector group addresses must be held constant during the WE pulse. See "Sector Group Protection Timing Diagram" in "**■** TIMING DIAGRAM" and "Sector Group Protection Algorithm" in "**■** FLOW CHART" for sector group protection timing diagram and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V<sub>ID</sub> on address pin A<sub>3</sub> with  $\overline{CE}$  and  $\overline{OE}$  at V<sub>IL</sub> and  $\overline{WE}$  at V<sub>IH</sub>. Scanning the sector group addresses (A<sub>21</sub>, A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub> and A<sub>17</sub>) while (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0) will produce a logical "1" code at device output DQ<sub>0</sub> for a protected sector. Otherwise the device will produce "0" for unprotected sectors. In this mode, the lower order addresses, except for A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>, A<sub>3</sub> and A<sub>6</sub> can be either High or Low.

Where the high order addresses (A<sub>21</sub>, A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub> and A<sub>17</sub>) are the desired sector group address will produce a logical "1" at DQ₀ for a protected sector group. See "Sector Group Protection Verify Autoselect Codes" in "■ DEVICE BUS OPERATION" for Autoselect codes.

#### **Temporary Sector Group Unprotection**

This feature allows temporary unprotection of previously protected sector groups of the devices in order to change data. The Sector Group Unprotection mode is activated by setting the RESET pin to high voltage ( $V_{ID}$ ). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the  $V_{ID}$  is taken away from the RESET pin, all the previously protected sector groups will be

protected again. Refer to "Temporary Sector Group Unprotection Timing Diagram" in ■ SWITCHING WAVE-FORMS and "Temporary Sector Group Unprotection Algorithm" in ■ FLOW CHART.

#### **Hardware Reset**

The device may be reset by driving the  $\overline{\text{RESET}}$  pin to V<sub>IL</sub>. The  $\overline{\text{RESET}}$  pin has a pulse requirement and has to be kept low (V<sub>IL</sub>) for at least "t<sub>RP</sub>" in order to properly reset the internal state machine. Any operation in the process of being executed is terminated and the internal state machine is reset to the read mode "t<sub>READY</sub>" after the  $\overline{\text{RESET}}$  pin is driven low.

Furthermore once the RESET pin goes high the device requires an additional "tRH" before it allows read access.

When the RESET pin is low, the device is in the standby mode for the duration of the pulse and all the data output pins are tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location are corrupted.

#### Write Protect (WP)

Aside from Sector Group Protection, MBM29PL65LM provides another function that protects the first sector (SA0) during programming and erase. When  $\overline{WP} = V_{IL}$ , this first sector (SA0) becomes protected while Sector Group Protection for all the other sectors are temporarily lifted.

#### **Accelerated Program Operation**

The device offers accelerated program operation which enables the programming in high speed. If the system asserts  $V_{ACC}$  to the  $\overline{ACC}$  pin, the device automatically enters the acceleration mode and the time required for program operation will reduce to about 85%. This function is primarily intended to allow high speed program, so caution is needed as the sector group becomes temporarily unprotected.

The system uses fast program command sequence when programming during acceleration mode. Set command to fast mode and reset command from fast mode are not necessary. When the device enters the acceleration mode, the device automatically set to fast mode. Therefore the present sequence is used for programming and detection of completion during acceleration mode.

Removing Vacc from the  $\overline{ACC}$  pin and applying V<sub>IL</sub> or V<sub>IH</sub> returns the device to normal operation. Do not remove Vacc from  $\overline{ACC}$  pin while programming. See "Accelerated Program Timing Diagram".

#### Vccq

The output voltage generated on the device is determined based on the Vcca level. This feature allows the device to operate in mixed-voltage environments, driving and receiving signals to and from other devices on the same bus.

### COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register.

"MBM29PL65LM Command Definitions Table" in ■ DEVICE BUS OPERATION shows the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Also the Program Suspend (B0h) and Program Resume (30h) commands are valid only while the Program operation is in progress. Moreover, Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ7 to DQ<sub>0</sub> and DQ<sub>15</sub> to DQ<sub>8</sub> bits are ignored.

#### **Reset Command**

In order to return from Autoselect mode or Exceeded Timing Limits ( $DQ_5 = 1$ ) to Reset mode, verify mode of secter protect commands, the Read/Reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device automatically powers-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for specific timing parameters.

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. Therefore manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a higher voltage. However multiplexing high voltage onto the address lines is not generally desired system design practice.

he device contains Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

This is followed by a third write cycle that contains the address and the Autoselect command. Then the manufacture and device codes can be read from the address, and an actual data of memory cell can be read from the another address.

Following the command write, a read cycle from address 00h returns the manufacturer's code (Fujitsu=04h). And, at double word mode, a read cycle at address 01h outputs device code. At word mode, 227Eh is output, this indicates that two additional codes, called Extended Device Codes will be required. Therefore the system may continue reading out these Extended Device Codes at the address of 0Eh, as well as at (BA) 0Fh (at word mode, 1Eh). Refer to "MBM29PL65LX Autoselect Codes Table" in ■ DEVICE BUS OPERATION.

To terminate the operation, it is necessary to write the Reset command sequence into the register. To execute the Autoselect command during the operation, Reset command sequence must be written before the Autoselect command.

#### **Program Command**

The device is programmed on word-by-word basis (or double word-by-double word). Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later, and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) starts programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device automatically provides adequate internally generated program pulses and verify programmed cell margin.

The system can determine the status of the program operation by using  $DQ_7$  (Data Polling),  $DQ_6$  (Toggle Bit) or RY/BY. The Data Polling and Toggle Bit are automatically performed at the memory location being programmed.

The programming operation is completed when the data on DQ<sub>7</sub> is equivalent to data written to this bit at which the devices return to the read mode and plogram addresses are no longer latched. Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance. Hence Data Polling requires the same address which is being programmed.

If hardware reset occurs during the programming operation, the data being written is not guaranteed.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from Reset mode will show that the data is still "0". Only erase operations can convert from "0"s to "1"s.Refer to "Embedded Program<sup>™</sup> Algorithm" using typical command strings and bus operations.

#### **Program Suspend/Resume Command**

The Program Suspend command allows the system to interrupt a program operation so that data can be read from any address. Writing the Program Suspend command (B0h) during the Embedded Program operation immediately suspends the programming. The bank addresses of sector being programmed should be set when writing the Program Suspend command.

When the Program Suspend command is written during a programming process, the device halts the program operation within 1  $\mu$ s and updates the status bits.

After the program operation has been suspended, the system can read data from any address. The data at program-suspended address is not valid. Normal read timing and command definitions apply.

After the Program Resume command (30h) is written, the device reverts to programming. The bank addresses of sectors being suspended should be set when writing the Program Resume command. The system can determine the program operation status using the  $DQ_7$  or  $DQ_6$  status bits, just as in the standard program operation. See "Write Operation Status" for more information. When issuing program suspend command in 4 µs after issuing program command, determine the status of program operation by reading status bit at more 4 µs after issuing program resume command.

The system may also write the Autoselect command sequence in the Program Suspend mode.

The device allows reading Autoselect codes at the addresses within programming sectors, since the codes are not stored in the memory. When the device exits from the Autoselect mode, the device reverts to the Program Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Program Resume command to exit from the Program Suspend mode and continue programming operation. Further writes of the Resume command are ignored. Another Program Suspend command can be written after the device resumes programming.

Do not read CFI code after HiddenROM Entry and Exit in program suspend mode.

#### Write Buffer Programming Operations

Write Buffer Programming allows the system write to series of 16 words in one programming operation. This results in faster effective word programming time than the standard programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle selecting the Sector Address in which programming will occur. In forth cycle contains both Sector Address and unique code for data bus width will be loaded into the page buffer at the Sector Address in which programming will occur.

The system then writes the starting address/data combination. This "starting address" must be the same Sector Address used in third and fourth cycles and its lower addresses of A<sub>3</sub> to A<sub>0</sub> should be 0h. All subsequent address must be incremented by 1. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) starts programming. Upon executing the Write Buffer Programming Operations com-

mand sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

 $DQ_7(Data Polling)$ ,  $DQ_6(Toggle Bit)$ ,  $DQ_5(Exceeded Timing Limits)$ ,  $DQ_1(Write-to-Buffer Abort)$  should be monitored to determine the device status during Write Buffer Programming. In addition to these functions, it is also possible to indicate to the host system that Write Buffer Programming Operations are either in progress or have been completed by RY/BY. See "Hardware Sequence Flags".The Data polling techniques described in "Data Polling Algorithm" in **E** FLOW CHART should be used while monitoring the last address location loaded into the write buffer. In addition, it is not neccessary to specify an address in Toggle Bit techniques described in "Toggle Bit Algorithm" in **E** FLOW CHART. The automatic programing operation is completed when the data on DQ7 is equivalent to the data written to this bit at which time the device returns to the read mode and addresses are no longer latched ( See "Hardware Sequence Flags").

The write-buffer programming operation can be suspended using the standard program suspend/resume commands.

Once the write buffer programming is set, the system must then write the "Program Buffer to Flash" command at the Sector Address. Any other address/data combination will abort the Write Buffer Programming operation and the device will continue busy state.

The Write Buffer Programming Sequence can be ABORTED by doing the following :

- Different Sector Address is asserted.
- Write data other than the "Program Buffer to Flash" command after the specified number of "data load" cycles.

A "Write-to-Buffer-Abort Reset" command sequence must be written to the device to return to read mode. (See "MBM29PL65LM Standard Command Definitions" in ■ DEVICE BUS OPERATION for details on this command sequence.)

#### **Chip Erase Command**

Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. (Preprogram Function) The system is not required to provide any controls or timings during these operations.

The system can determine the erase operation status by using  $DQ_7$  (Data Polling), or  $DQ_6$  (Toggle Bit). The chip erase begins on the rising edge of the last  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first in the command sequence and terminates when the data on  $DQ_7$  is "1" at which the device returns to read the mode.

Chip Erase Time: Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Refer to "Embedded Erase<sup>™</sup> Algorithm" for typical command strings and bus operations.

#### Sector Erase Command

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$  whichever starts later, while the command (Data = 30h) is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$  whichever states first. After time-out of "trow" from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors are erased concurrently by writing the six bus cycle operations on "MBM29XL12DF Command Definitions Table" in ■ DEVICE BUS OPERATION. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than "trow" otherwise that command is not accepted and erasure does not start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of "trow" from the rising edge of last CE or WE whichever starts first initiates the execution of the Sector Erase command(s). If another falling edge of CE or WE, whichever

starts first occurs within the "trow" time-out window the timer is reset. (Monitor DQ<sub>3</sub> to determine if the sector erase timer window is still open, see section DQ<sub>3</sub>, "Sector Erase Timer".) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once execution has begun may corrupt the data in the sector. In that case restart the erase on those sectors and allow them to complete. Refer to "Write Operation Status" section for Sector Erase Timer operation. Loading the sector erase buffer may be done in any sequence and with any number of sectors.

Sector erase does not require the user to program prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ7 (Data Polling), or DQ6 (Toggle Bit).

The sector erase begins after the "trow" time out from the rising edge of  $\overline{CE}$  or  $\overline{WE}$  whichever starts first for the last sector erase command pulse and terminates when the data on DQ<sub>7</sub> is "1" at which time the device returns to the read mode. See "Write Operation Status" section. Data polling and Toggle Bit must be performed at an address within any of the sectors being erased.

Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase.

#### **Erase Suspend/Resume Command**

The Erase Suspend command allows the user to interrupt Sector Erase operation and then perform read to a sector not being erased. This command is applicable ONLY during the Sector Erase operation within the time-out period for Sectore erase.

Writting the Erase Suspend command (B0h) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command (30h) resumes the erase operation.

When the "Erase Suspend" command is written during the Sector Erase operation, the device takes a maximum of "tspp" to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ BY output pin will be at High-Z and the DQ<sub>7</sub> bit will be at logic "1" and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation is suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode causes DQ<sub>2</sub> to toggle. See the section on DQ<sub>2</sub>.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point is ignored. Another Erase Suspend command is written after the chip resumes erasing.

Do not issuing program command after entering erase-suspend-read mode.

#### Fast Mode Set/Reset Command

Fast Mode function dispenses with the initial two unlock cycles required in the standard program command sequence writing Fast Mode command into the command register. In this mode the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. The read operation is also executed after exiting this mode. During the Fast mode, do not write any commands other than the Fast program/ Fast mode reset command. To exit this mode, write Fast Mode Reset command into the command register. Refer to "Embedded Program Algorithm for Fast Mode". The Vcc active current is required even  $\overrightarrow{CE} = V_{IH}$  during Fast Mode.

#### Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). Refer to "Embedded Program Algorithm for Fast Mode".

#### **Extended Sector Group Protection**

In addition to normal sector group protection, the device has Extended Sector Group Protection as extended function. This function enables protection of the sector group by forcing V<sub>ID</sub> on RESET pin and writes a command sequence. Unlike conventional procedures, it is not necessary to force V<sub>ID</sub> and control timing for control pins. The only RESET pin requires V<sub>ID</sub> for sector group protection in this mode. The extended sector group protection requires V<sub>ID</sub> on RESET pin. With this condition, the operation is initiated by writing the set-up command (60h) into the command register. Then the sector group addresses pins (A<sub>21</sub>, A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, and A<sub>17</sub>) and (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0) should be set to the sector group protection command (60h). A sector group is typically protected in 250 µs.

To verify programming of the protection circuitry, the sector group addresses pins (A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0) should be set and write a command (40h). Following the command write, a logical "1" at device output DQ<sub>0</sub> will produce for protected sector in the read operation. If the output data is logical "0", write the extended sector group protection command (60h) again. To terminate the operation, set RESET pin to V<sub>IH</sub>. (Refer to the "Extended Sector Group Protection Timing Diagram" in **■** SWITCH-ING WAVEFORMS and "Extended Sector Group Protection Algorithm" in **■** FLOW CHART.)

#### Query Command (CFI : Common Flash Memory Interface)

To verify programming of the protection circuitry, the sector group addresses pins (A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0) should be set and write a command (40h). Following the command write, a logical "1" at device output DQ<sub>0</sub> will produce for protected sector in the read operation. If the output data is logical "0", write the extended sector group protection command (60h) again. To terminate the operation, set RESET pin to V<sub>IH</sub>. (Refer to the "Extended Sector Group Protection Timing Diagram" in **■** SWITCH-ING WAVEFORMS and "Extended Sector Group Protection Algorithm" in **■** FLOW CHART.)

The operation is initiated by writing the query command (98h) into the command register. Following the command write, a read cycle from specific address retrives device information. Refer to "Common Flash Memory Interface Code" in ■ DEVICE BUS OPERATION in detail. Please note that output data of upper byte (DQ<sub>15</sub> to DQ<sub>8</sub>) is "0" in word mode (16 bit) read. To terminate operation, write the Read/Reset command sequence into the register.

#### HiddenROM Mode HiddenROM Region

The HiddenROM (HiddenROM) feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the HiddenROM region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field. This device occupies the address of the 000000h to 00007Fh.

After the system writes the HiddenROM Entry command sequence, it may read the HiddenROM region by using device addresses A<sub>6</sub> to A<sub>0</sub> (A<sub>20</sub> to A<sub>7</sub> are all "0"). That is, the device sends only program command that would normally be sent to the address to the HiddenROM region. This mode of operation continues until the system issues the Exit HiddenROM command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the address.

If you request Fujitsu to program the ESN in the device, please contact a Fujitsu representative for more information.

#### HiddenROM Entry Command

The device has a HiddenROM area with One Time Protect function. This area is to enter the security code and to unable the change of the code once set. Program/erase is possible in this area until it is protected. However once it is protected, it is impossible to unprotect. Therefore extreme caution is required.

HiddenROM area is 128 words. This area is normally the "outermost" 8K words boot block area. Therefore, write the HiddenROM entry command sequence to enter the HiddenROM area. It is called HiddenROM mode when the HiddenROM area appears.

Sectors other than the block area SA0 can be read during HiddenROM mode. Read/program of the HiddenROM area is possible during HiddenROM mode. Write the HiddenROM reset command sequence to exit the Hidden-ROM mode. Note that any other commands should not be issued than the HiddenROM program/protection/reset commands during the HiddenROM mode. When you issue the other commands including the suspend resume capability, send the HiddenROM reset command first to exit the HiddenROM mode and then issue each command.

#### HiddenROM Program Command

To program the data to the HiddenROM area, write the HiddenROM program command sequence during HiddenROM mode. This command is the same as the program command in usual except to write the command during HiddenROM mode. Therefore the detection of completion method is the same as using the  $DQ_7$  data polling, and  $DQ_6$  toggle bit. Need to pay attention to the address to be programmed. If the address other than the HiddenROM area is selected to program, data of the address are changed.During the write into the HiddenROM region, the program suspend command issuance is prohibited.

#### **HiddenROM Protect Command**

The method to protect the HiddenROM is to apply high voltage (V<sub>ID</sub>) to A<sub>9</sub> and  $\overline{OE}$ , set the sector address in the HiddenROM area and (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0), and apply the write pulse during the HiddenROM mode. The same command sequence may be used because it is the same as the extension sector group protect in the past, except that it is in the HiddenROM mode and does not apply high voltage to the RESET pin. Please refer to above mentioned "Extended Sector Group Protection" for details of sector group protect setting.

The same command sequence may be used because it is the same as the extension sector group protect in the past, except that it is in the HiddenROM mode and does not apply high voltage to the RESET pin. Please refer to above mentioned "Extended Sector Group Protection" for details of sector group protect setting.

Other sector will be effected if the address other than those for HiddenROM area is selected for the sector address, so please be carefull. Once it is protected, protection can not be cancelled, so please pay the closest attention.

#### Write Operation Status

#### Hardware Sequence Flags

Detailed in "Hardware Sequence Flags" are all the status flags which can determine the status of the bank for the current mode operation. During sector erase, the part provides the status flags automatically to the I/O ports.

The information on  $DQ_2$  is address-sensitive. This means that if an address from an erasing sector is consecutively read, the  $DQ_2$  bit will toggle. However,  $DQ_2$  will not toggle if an address from a non-erasing sector is consecutively read. This allows users to determine which sectors are in erase and which are not.

		Status	DQ7	DQ <sub>6</sub>	DQ₅	DQ₃	DQ <sub>2</sub>	<b>DQ</b> <sub>1</sub> *3
	Embeddeo	d Program Algorithm	DQ7	Toggle	0	0	1	0
	Embeddeo	d Erase Algorithm	0	Toggle	0	1	Toggle *1	N/A
	Program Suspend	Program-Suspend-Read (Program Suspend Sector)	Data	Data	Data	Data	Data	Data
In	Mode	Program-Supend -Read (Non-Program Suspended Sector)	Data	Data	Data	Data	Data	Data
Progress Erase Suspend	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle *1	N/A	
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data	Data
	Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle	0	0	1 *2	N/A
	Embeddeo	Program Algorithm	DQ7	Toggle	1	0	1	N/A
Exceeded	Embeddeo	d Erase Algorithm	0	Toggle	1	1	N/A	N/A
Time Erase Suspend Program (Non-Erase Suspended Sector)		DQ7	Toggle	1	0	N/A	N/A	
BUSY State		te	DQ7	Toggle	0	N/A	N/A	0
Write to Buffer *4	Exceeded	Timing Limits	DQ7	Toggle	1	N/A	N/A	0
Dunci	ABORT St	tate	N/A	Toggle	0	N/A	N/A	1

#### Hardware Sequence Flags Table

\*1: Successive reads from the erasing or erase-suspend sector will cause DQ<sub>2</sub> to toggle.

\*2 : Reading from non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

\*3: DQ1 indicates the Write-to-Buffer ABORT status during Write-Buffer-Programming operations.

\*4 : The Data Polling algorithm detailed in "Data Polling Algorithm" in " ■ FLOW CHART" should be used for Write-Buffer-Programming operations. Note that DQ7 during Write-Buffer-Programming indicates the data-bar for DQ7 data for the LAST LOADED WRITE-BUFFER ADDRESS location.

#### DQ7

Data Polling

The device features Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the device will produce a complement of data last written to DQ<sub>7</sub>. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce true data last written to DQ<sub>7</sub>. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ<sub>7</sub> output. Upon completion of the Embedded Erase Algorithm, an attempt to read device will produce a "1" on DQ<sub>7</sub>. The flowchart for Data Polling (DQ<sub>7</sub>) is shown in "Data Polling Algorithm". For programming, the Data Polling is valid after the rising edge of the fourth write pulse in the four write pulse sequences.

For programming, the Data Polling is valid after the rising edge of the fourth write pulse in the four write pulse sequences.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequences. Data Polling must be performed at sector addresses of sectors being erased, not protected sectors. Otherwise the status may become invalid.

If a program address falls within a protected sector,  $\overline{\text{Data}}$  Polling on DQ<sub>7</sub> is active for approximately 1 µs, then that bank returns to the read mode. After an erase command sequence is written, if all sectors selected for erasing are protected,  $\overline{\text{Data}}$  Polling on DQ<sub>7</sub> is active for approximately 400 µs, then the bank returns to read mode.

Once the Embedded Algorithm operation is close to being completed, the device data pins (DQ<sub>7</sub>) may change asynchronously while the output enable ( $\overline{OE}$ ) is asserted low. This means that device is driving status information on DQ<sub>7</sub> at one instant, and then that byte's valid data at the next instant. Depending on when the system samples the DQ<sub>7</sub> output, it may read the status or valid data. Even if device has completed the Embedded Algorithm operation and DQ<sub>7</sub> has a valid data, data outputs on DQ<sub>0</sub> to DQ<sub>6</sub> may still be invalid. The valid data on DQ<sub>0</sub> to DQ<sub>7</sub> will be read on successive read attempts.

The Data Polling feature is active only during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. See "Toggle Bit Status" and "Data Polling during Embedded Algorithm Operation Timing Diagram".

#### DQ<sub>6</sub>

Toggle Bit I

The device also features the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the busy bank will result in DQ<sub>6</sub> toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ<sub>6</sub> will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequences. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequences. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written is protected, the toggle bit will toggle for about 1  $\mu$ s and then stop toggling with data unchanged. In erase, the device will erase all selected sectors except for protected ones. If all selected sectors are protected, the chip will toggle the toggle bit for about 400  $\mu$ s and then drop back into read mode, having data kept remained.

Either  $\overline{CE}$  or  $\overline{OE}$  toggling will cause DQ<sub>6</sub> to toggle. In addition, an Erase Suspend/Resume command will cause DQ<sub>6</sub> to toggle.

The system can use DQ<sub>6</sub> to determine whether a sector is actively erased or is erase-suspended. When a bank is actively erased (that is, the Embedded Erase Algorithm is in progress), DQ<sub>6</sub> toggles. When a bank enters the Erase Suspend mode, DQ<sub>6</sub> stops toggling. Successive read cycles during erase-suspend-program cause DQ<sub>6</sub> to toggle. See "AC Wavefrom for Toggle Bit I during Embedded Algorithm Operations".

#### DQ5

#### **Exceeded Timing Limits**

DQ₅ will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ₅ will produce "1". This is a failure condition indicating that the program or erase cycle was not successfully completed. Data Polling is only operating function of the device under this condition. The  $\overline{CE}$  circuit will partially power down device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in "MBM29PL65LM User Bus Operations Table (DW/W = V<sub>IL</sub>)" and "MBM29XL12DF User Bus Operations Table (DW/W = V<sub>IH</sub>)" in ∎ DEVICE BUS OPERATION.

The DQ<sub>5</sub> failure condition may also appear if a user tries to program a non-blank location without pre-erase. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads valid data on DQ<sub>7</sub> bit and DQ<sub>6</sub> never stop toggling. Once the device has exceeded timing limits, the DQ<sub>5</sub> bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset device with the command sequence.

#### DQ₃

Sector Erase Timer

After completion of the initial sector erase command sequence, sector erase time-out begins. DQ<sub>3</sub> will remain low until the time-out is completed. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates that a valid erase command has been written,  $DQ_3$  may be used to determine whether the sector erase timer window is still open. If  $DQ_3$  is high ("1") the internally controlled erase cycle has begun. If  $DQ_3$  is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of  $DQ_3$  prior to and following each subsequent Sector Erase command. If  $DQ_3$  were high on the second status check, the command may not have been accepted.

See "Hardware Sequence Flags".

#### DQ<sub>2</sub>

Toggle Bit II

This toggle bit II, along with DQ<sub>6</sub>, can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the device is in the erase-suspended-program mode, successive reads from the non-erase suspended sector will indicate a logic "1" at the  $DQ_2$  bit.

 $DQ_6$  is different from  $DQ_2$  in that  $DQ_6$  toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of  $DQ_7$ , is summarized as follows :

For example,  $DQ_2$  and  $DQ_6$  can be used together to determine if the erase-suspend-read mode is in progress. ( $DQ_2$  toggles while  $DQ_6$  does not.) See also "Toggle Bit Status" and " $DQ_2$  vs  $DQ_6$ ".

Furthermore  $DQ_2$  can also be used to determine which sector is being erased. At the erase mode,  $DQ_2$  toggles if this bit is read from an erasing sector.

#### Reading Toggle Bits DQ<sub>6</sub>/DQ<sub>2</sub>

Whenever the system initially begins reading toggle bit status, it must read  $DQ_7$  to  $DQ_0$  at least twice in a row to determine whether a toggle bit is toggling. Typically a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on  $DQ_7$  to  $DQ_0$  on the following read cycle.

However, if, after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of  $DQ_5$  is high (see the section on  $DQ_5$ ). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as  $DQ_5$  went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ<sub>5</sub> has not gone high. The system may continue to monitor the toggle bit and DQ<sub>5</sub> through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation. Refer to "Toggle Bit Algorithm".

#### Toggle Bit Status Table

Mode	DQ7	DQ <sub>6</sub>	DQ <sub>2</sub>
Program	DQ <sub>7</sub>	Toggle	1
Erase	0	Toggle	Toggle *1
Erase-Suspend-Read (Erase-Suspended Sector)	1	1	Toggle *1
Erase-Suspend-Program	DQ <sub>7</sub>	Toggle	1 *2

\*1 : Successive reads from the erasing or erase-suspend sector will cause DQ2 to toggle.

\*2 : Reading from non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

#### DQ1

Write-to-Buffer Abort

DQ<sub>1</sub> indicates whether a Write-to-Buffer operation was aborted. Under these conditions DQ<sub>1</sub> produces a "1". The system must issue the Write-to-Buffer-Abort-Reset command sequence to return the device to reading array data. See "Write Buffer Programming Operations" section for more details.

#### **Data Protection**

The device is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up device automatically resets internal state machine to Read mode. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of specific multi-bus cycle command sequence.

Device also incorporates several features to prevent inadvertent write cycles resulting from  $V_{CC}$  power-up and power-down transitions or system noise.

#### Low Vcc Write Inhibit

To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than VLKO. If Vcc < VLKO, the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the Vcc level is greater than VLKO. It is the user's responsibility to ensure that the control pins are logically correct to prevent unintentional writes when Vcc is above VLKO.

If Embedded Erase Algorithm is interrupted, the intervened erasing sector(s) is(are) not valid.

#### Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on OE, CE, or WE will not initiate a write cycle.

#### Logical Inhibit

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle,  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

#### **Power-up Write Inhibit**

Power-up of the device with  $\overline{WE} = \overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to read mode on power-up.

#### **Sector Protection**

Device user is able to protect each sector group individually to store and protect data. Protection circuit voids both write and erase commands that are addressed to protected sectors. Any commands to write or erase addressed to protected sector are ignored.

# ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Мах	Onit
Storage Temperature	Tstg	-55	+125	°C
Ambient Temperature with Power Applied	TA	-20	+85	°C
Voltage with Respect to Ground All Pins Except $A_9$ , $\overline{OE}$ , and $\overline{RESET} *_{1,*2}$	Vin, Vout	-0.5	Vcc +0.5	V
Power Supply Voltage *1	Vcc,Vccq	-0.5	+4.0	V
A <sub>9</sub> , $\overline{OE}$ , and $\overline{RESET}$ *1,*3	VIN	-0.5	+12.5	V
WP/ACC *1,*3	VACC	-0.5	+12.5	V

\*1 : Voltage is defined on the basis of VSS = GND = 0 V.

\*2 : Minimum DC voltage on input or I/O pins is –0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to –0.2 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc +0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc +2.0 V for periods of up to 20 ns

- \*3 : Minimum DC input voltage is –0.5V. During voltage transitions, these pins may undershoot Vss to –0.2 V for periods of up to 20 ns.Voltage difference between input and supply voltage (VIN–Vcc) dose not exceed to +9.0 V.Maximum DC input voltage is +12.5 V which may overshoot to +14.0 V for periods of up to 20 ns .
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# ■ RECOMMENDED OPERATING RANGES\*1

Parameter		Symbol	Val	Unit	
		Symbol	Min	Max	Unit
Ambient Temperature	90	TA	-20	+70	°C
Ambient Temperature	10	IA	-20	+85	
Vcc Supply Voltage *2, *3		Vcc	+3.0	+3.6	V
Vcca Supply Voltage *2, *3		Vccq	Vcc		V

\*1 : Operating ranges define those limits between which the functionality of the device is guaranteed.

\*2 : Voltage is defined on the basis of Vss = GND = 0 V.

\*3 : Vcc and Vcco supply voltage must be on the same level.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# ■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSHOOT


#### 1. Maximum Undershoot Waveform



### 2. Maximum Overshoot Waveform 1



#### 3. Maximum Overshoot Waveform 2



# ELECTRICAL CHARACTERISTICS

### 1. DC Characteristics

Deremeter	Sym-	Conditions	١	Unit			
Parameter	bol	Conditions		Min	Тур	Max	Unit
Input Lookage Current	Lu	VIN = Vss to Vcc,	WP Pin	-2.0	—	+2.0	
Input Leakage Current	ILI	Vcc = Vcc Max	Others	-1.0	—	+1.0	μA
Output Leakage Current	Ilo	Vout = Vss to Vcc, Vcc = Vcc I	-1.0	—	+1.0	μA	
A <sub>9</sub> , OE, RESET Inputs Leakage Current	Ілт	Vcc = Vcc Max, A9, OE, RESET = 12.5 V		_		35	μA
Vcc Active Current		$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f = 5 MH$	$\overline{\text{CE}} = V_{\text{IL}}, \overline{\text{OE}} = V_{\text{IH}}, \text{ f} = 5 \text{ MHz}$				mA
(Read) *1,*2	ICC1	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f = 10 M$	Hz	_	35	50	mA
Vcc Active Current (Intra-Page Read) *2	Icc2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, t_{PRC} = 25$ 4-Word	ns,	_	10	20	mA
Vcc Active Current (Program / Erase) * <sup>2,*3</sup>	Іссз	$\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH}$			50	60	mA
Vcc Standby Current *2	Icc4	$\overline{CE} = V_{CC} \pm 0.3 \text{ V}, \overline{RESET} = V_{V}$ $\overline{OE} = V_{IH}, \overline{WP} = V_{CC} \pm 0.3 \text{ V}$	_	1	5	μA	
Vcc Reset Current *2	Icc5	$\frac{\text{RESET}}{\text{WP}} = \text{Vcc} \pm 0.3 \text{ V},$ $\frac{\text{WP}}{\text{WP}} = \text{Vcc} \pm 0.3 \text{ V}$	_	1	5	μA	
Vcc Automatic Sleep Current	Icc6		$\overline{CE} = V_{SS} \pm 0.3 \text{ V}, \overline{RESET} = V_{CC} \pm 0.3 \text{ V},$ $V_{IN} = V_{CC} \pm 0.3 \text{ V} \text{ or } V_{SS} \pm 0.3 \text{ V},$ $\overline{WP} = V_{CC} \pm 0.3 \text{ V}$				μA
Vcc Active Current (Erase-Suspend-Program) *2	Icc7	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		_	50	60	mA
ACC Accelerated Program Current	Iacc	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$ $Vcc = Vcc Max,$	ACC Pin	_		45	mA
		ACC =VACC Max	Vcc Pin	—	—	60	
Input Low Level	Vı∟	—		-0.5	—	0.6	V
Input High Level	Vін	—		0.7  imes Vcc	—	Vcc + 0.3	V
Voltage for ACC Sector Protection/Unprotection and Program Acceleration	Vacc	Vcc = 3.0 V to 3.6 V	Vcc = 3.0 V to 3.6 V			12.5	V
Voltage for Autoselect, and Temporary Sector Unprotected	Vid	Vcc = 3.0 V to 3.6 V	11.5	12.0	12.5	V	
Output Low Voltage Level	Vol	Io∟ = 4.0 mA, Vcc = Vcc Min, Vcca = Vcca Min	_		0.45	V	
Output High Voltage Level	Vон	$I_{OH} = -2.0 \text{ mA}, \text{ Vcc} = \text{Vcc Min}$ Vcca = Vcca Min	,	0.85  imes Vccq	_	_	V
Low Vcc Lock-Out Voltage	Vlko	—		2.3	—	2.5	V

\*1 : The lcc current listed includes both the DC operating current and the frequency dependent component.

\*2 : Maximum Icc values are tested with Vcc = Vcc Max and Vccq = Vccq Max.

\*3 : Icc active while Embedded Erase or Embedded Program or Write Buffer Programming is in progress.

\*4 : Automatic sleep mode enables the low power mode when address remain stable for tacc + 30 ns.


# 2. AC Characteristics

• Read Only Operations Characteristics

Param	otor	Sy	mbol	Condi-	MBM2	9PL65L	_M-90*	MBM2	9PL651	_M-10*	Unit
		JEDEC	Standard	tion	Min	Тур	Max	Min	Тур	Max	Unit
Read Cycle Time		trc	<b>t</b> RC	_	90	_	_	100			ns
Address to Output	Delay	tacc	tacc	$\frac{\overline{CE}}{OE} = V_{IL},$			90			100	ns
Chip Enable to Out	put Delay	tce	<b>t</b> CE	$\overline{OE} = V_{IL}$		_	90	_		100	ns
Page Read Cycle T	ime	<b>t</b> PRC	<b>t</b> PRC	—	25	_		30			ns
Page Address to Output Delay		<b>t</b> PACC	<b>t</b> PACC	$\frac{\overline{CE}}{OE} = V_{IL},$	_		25		_	30	ns
Output Enable to O	utput Delay	toe	<b>t</b> OE	—		_	25	_		30	ns
Chip Enable to Out	put High-Z	<b>t</b> DF	<b>t</b> DF	—		_	25	_		30	ns
Output Enable	Read			—	0	_		0			ns
Hold Time	Toggle and Data Polling	tоен	tоен	_	10			10			ns
Output Enable to Output High-Z		<b>t</b> DF	<b>t</b> df	—	—	_	25	_	_	30	ns
$\frac{\text{Output Hold Time From Addresses,}}{\text{CE or }\overline{\text{OE}}, \text{ Whichever Occurs First}}$		tон	tон	_	0		_	0	_	_	ns
RESET Pin Low to	Read Mode	<b>t</b> ready	<b>t</b> ready			—	20	—	—	20	μs

\*: Test Conditions;

 $\begin{array}{c|c} \mbox{Input pulse levels} & : 0.0 \ V \ / \ V_{CC} \\ \mbox{Input rise times} & : 5 \ ns \\ \mbox{Input fall times} & : 5 \ ns \\ \mbox{Timing measurement reference level} \\ \mbox{Input} & : 0.5 \times \ V_{CC} \\ \mbox{Output} & : 0.5 \times \ V_{CC} \\ \mbox{Output Load} & : 1 \ TTL + 30 \ pF \end{array}$ 



# • Write (Erase/Program) Operations

<b>-</b>		Sy	mbol	MBM2	9PL65	LM-90	MBM2	29PL65	LM-10	
Parameter		JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	Unit
Write Cycle Time		twc	twc	90		—	100		—	ns
Address Setup Time		tas	tas	0			0			ns
Address Setup Time to OE Low Du Toggle Bit Polling	ıring	<b>t</b> aso	taso	15	_		15	_		ns
Address Hold Time		tан	tан	45			45			ns
Address Hold Time from $\overline{CE}$ or $\overline{OE}$ During Toggle Bit Polling	High	tант	tант	0	_	_	0	_		ns
Data Setup Time		<b>t</b> DS	tos	35	_	_	35		_	ns
Data Hold Time		tон	tон	0	_	_	0		_	ns
Output Enable Setup Time		toes	toes	0	_	_	0		_	ns
CE High During Toggle Bit Polling		<b>t</b> CEPH	<b>t</b> CEPH	20	_		20	_	_	ns
OE High During Toggle Bit Polling		<b>t</b> oeph	<b>t</b> oeph	20	_		20	_	_	ns
Read Recover Time Before Write (OE High to WE Low)		<b>t</b> GHWL	tgнw∟	0	_		0	_		ns
Read Recover Time Before Write (OE High to CE Low)		<b>t</b> GHEL	<b>t</b> GHEL	0	_		0	_	_	ns
CE Setup Time		<b>t</b> cs	tcs	0	_		0		_	ns
WE Setup Time		tws	tws	0	_		0		_	ns
CE Hold Time		tсн	tсн	0	_	_	0		_	ns
WE Hold Time		twн	twн	0	_		0		_	ns
CE Pulse Width		<b>t</b> CP	<b>t</b> CP	35	_		35	_	_	ns
Write Pulse Width		twp	twp	35	_		35	_	_	ns
CE Pulse Width High		tсрн	tсрн	25			25			ns
Write Pulse Width High		twpн	twpн	30			30			ns
ffective Page Programming Time Write Buffer Programming)		<b>t</b> whwh1	<b>t</b> whwh1	_	23.5	_	_	23.5		μs
Programming Time	Programming Time Word				100			100		μs
Sector Erase Operation *1		<b>t</b> whwh2	<b>t</b> whwh2	—	1.0	—	—	1.0	—	S
Vcc Setup Time		tvcs	tvcs	50	_		50	—	_	μs

(Continued)

(Continued)

Parameter	Sy	mbol	MBM29PL65LM-90			MBM29PL65LM-10			Unit
Falameter	JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	Unit
Rise Time to VID *2	<b>t</b> vidr	tvidr	500	_	—	500	—	—	ns
Rise Time to VACC *3	<b>t</b> vaccr	<b>t</b> vaccr	500		_	500	_	_	ns
Voltage Transition Time *2	tvlht	tvlht	4		_	4	_	_	μs
Write Pulse Width *2	twpp	twpp	100			100	—		μs
OE Setup Time to WE Active *2	toesp	toesp	4		_	4	—	_	μs
CE Setup Time to WE Active *2	<b>t</b> CSP	<b>t</b> csp	4		_	4		_	μs
RESET Pulse Width	<b>t</b> RP	<b>t</b> RP	500		_	500	—	_	ns
RESET High Time Before Read	tкн	tкн	100		_	100	—	_	ns
Delay Time from Embedded Output Enable	<b>t</b> eoe	teoe	_	_	90	_	_	100	ns
Erase Time-out Time	<b>t</b> TOW	<b>t</b> TOW	50	—	—	50	—	—	μs
Erase Suspend Transition Time	<b>t</b> SPD	<b>t</b> spd		—	20	—	—	20	μs

\*1 : This does not include the preprogramming time.

\*2 : This timing is for Sector Group Protection operation.

\*3 : This timing is for Accelerated Program operation.

# ■ ERASE AND PROGRAMMING PERFORMANCE

Parameter		Limits		Unit	Remarks
Falameter	Min	Тур	Max	Unit	Reliains
Sector Erase Time	_	1	15	S	Excludes programming time prior to erasure
Programming Time	—	100	3000	μs	
Effective Page Programming Time (Write Buffer Programming)		23.5	_	μs	Excludes system-level overhead
Chip Programming Time	—	_	600	S	
Absolute Maximum Programming Time (16 words)	—	_	6	ms	Non programming within the same page
Erase/Program Cycle	100,000	—	_	cycle	


# ■ TSOP (1) PIN CAPACITANCE

Parameter	Symbol Test Setup			Unit			
	Symbol	iest Setup	Min	Тур	Max	Unit	
Input Capacitance	CIN	V <sub>IN</sub> = 0		8	10	pF	
Output Capacitance	Соит	Vout = 0	_	8.5	12	pF	
Control Pin Capacitance	CIN2	V <sub>IN</sub> = 0	_	8	10	pF	
RESET pin and ACC Pin Capacitance	Сілз	V <sub>IN</sub> = 0	_	20	25	pF	


Note : Test conditions  $T_A = +25^{\circ}C$ , f = 1.0 MHz DQ<sub>15</sub> pin capacitance is stipulated by output capacitance.


# TIMING DIAGRAM

• Key to Switching Waveforms




#### (1) Read Operation Timing Diagram







# (2) Page Read Operation Timing Diagram

#### (3) Hardware Reset Timing Diagram







#### (4) Alternate WE Controlled Program Operation Timing Diagram




### (5) Alternate CE Controlled Program Operation Timing Diagram




#### (6) Chip/Sector Erase Operation Timing Diagram



#### (8) Data Polling during Embedded Algorithm Operation Timing Diagram




4 μs after issuing program command.




#### (9) Toggle Bit I Timing Diagram during Embedded Algorithm Operations


- \* : DQ6 stops toggling (The device has completed the Embedded operation).
- Note : When checking Hardware Sequence Flags during program operations, it should be checked  $4 \ \mu s$  after issuing program command.

#### (10) DQ2 vs. DQ6







### (12) RESET Timing Diagram ( During Embedded Algorithms )











(14) Temporary Sector Group Unprotection Timing Diagram




#### (15) Extended Sector Group Protection Timing Diagram




### (16) Accelerated Program Timing Diagram

### ■ FLOW CHART


### (1) Embedded Program<sup>™</sup> Algorithm




#### (2) Embedded Erase<sup>™</sup> Algorithm




### (3) Data Polling Algorithm




#### (4) Toggle Bit Algorithm

















### (8) Embedded Program<sup>™</sup> Algorithm for Fast Mode




### ORDERING INFORMATION

Part No.	Package	Access Time (ns)	Remarks
MBM29PL65LM90TN	48-pin, plastic TSOP (1)	90 ns	
MBM29PL65LM10TN	(FPT-48P-M19) (Normal Bend)	100 ns	





PACKAGE DIMENSION



# FUJITSU LIMITED

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

#### F0312 © FUJITSU LIMITED Printed in Japan