

# FLASH MEMORY

CMOS

## 32 M (4 M × 8/2 M × 16) BIT Dual Operation

# MBM29DL34TF/BF 70

### DESCRIPTION

The MBM29DL34TF/BF are a 32 M-bit, 3.0 V-only Flash memory organized as 4 M bytes of 8 bits each or 2 M words of 16 bits each. These devices are designed to be programmed in-system with the standard system 3.0 V  $V_{CC}$  supply. 12.0 V  $V_{PP}$  and 5.0 V  $V_{CC}$  are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.


(Continued)

### PRODUCT LINE UP

| Part No.                             | MBM29DL34TF/BF |
|--------------------------------------|----------------|
|                                      | 70             |
| Power Supply Voltage (V)             | 2.7 V to 3.6 V |
| Max Address Access Time (ns)         | 70             |
| Max $\overline{CE}$ Access Time (ns) | 70             |
| Max $\overline{OE}$ Access Time (ns) | 30             |


### PACKAGES

48-pin plastic TSOP (1)



(FPT-48P-M19)

48-ball plastic FBGA



(BGA-48P-M12)

# MBM29DL34TF/BF<sub>70</sub>

(Continued)

MBM29DL34TF/BF are organized into two physical banks; Bank 1 and Bank 2, which can be considered to be two separate memory arrays as far as certain operations are concerned. This device is the same as Fujitsu's standard 3 V only Flash memories with the additional capability of allowing a normal non-delayed read access from a non-busy bank of the array while an embedded write (either a program or an erase) operation is simultaneously taking place on the other bank.

In the device, a design concept called Sliding Bank Architecture is implemented. Using this concept the device can execute simultaneous operation between Bank 1 and Bank 2(Refer to "1. Simultaneous Operation" in "■ FUNCTIONAL DESCRIPTION").

The standard device offers access times 70 ns allowing operation of high-speed microprocessors without the wait. To eliminate bus contention the device has separate chip enable ( $\overline{CE}$ ), write enable ( $\overline{WE}$ ) and output enable ( $\overline{OE}$ ) controls.

The MBM29DL34TF/BF support pin and command set compatible with JEDEC standard E<sup>2</sup>PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The device is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm™ which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm™ which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies the proper cell margin.

Each sector is typically erased and verified in 0.5 second (if already completely preprogrammed) .

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The device is erased when shipped from the factory.

The device features single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{CC}$  detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{Data}$  Polling of DQ<sub>7</sub>, by the Toggle Bit feature on DQ<sub>6</sub>, or the RY/ $\overline{BY}$  output pin. Once the end of a program or erase cycle has been completed, the device internally return to the read mode.

The device also has a hardware  $\overline{RESET}$  pin. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the read mode. The  $\overline{RESET}$  pin may be tied to the system reset circuitry. Therefore if a system reset occurs during the Embedded Program™ \* Algorithm or Embedded Erase™ \* Algorithm, the device is automatically reset to the read mode and have erroneous data stored in the address locations being programmed or erased. These locations need rewriting after the Reset. Resetting the device enables the system's microprocessor to read the boot-up firmware from the Flash memory.

Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The device memory electrically erases the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

\*: Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.

## ■ FEATURES

- **0.17  $\mu$ m Process Technology**
- **Simultaneous Read/Write Operations (Dual Bank)**  
 Bank 1 : 8 Mbit  
 Bank 2 : 24 Mbit  
 Host system can program or erase in one bank, then immediately and simultaneously read and from the other bank.  
 Zero latency between read and write operation.  
 Read - while - erase  
 Read - while - program
- **Single 3.0 V Read, Program, and Erase**  
 Minimizes system level power requirements
- **Compatible with JEDEC-standard Commands**  
 Uses same software commands as E<sup>2</sup>PROMs
- **Compatible with JEDEC-standard World-wide Pinouts**  
 48-pin TSOP (1) (Package suffix : TN – Normal Bend Type, TR – Reversed Bend Type)  
 48-ball FBGA (Package suffix : PBT)
- **Minimum 100,000 Program/Erase Cycles**
- **High Performance**  
 70 ns maximum access time
- **Sector Erase Architecture**  
 Eight 4 K word and sixty-three 32 K word sectors in word mode  
 Eight 8 K byte and sixty-three 64 K byte sectors in byte mode  
 Any combination of sectors can be concurrently erased. Also supports full chip erase.
- **Boot Code Sector Architecture**  
 T = Top sector  
 B = Bottom sector
- **HiddenROM Region**  
 256 byte of HiddenROM, accessible through a new “HiddenROM Enable” command sequence  
 Factory serialized and protected to provide a secure electronic serial number (ESN)
- **WP/ACC Input Pin**  
 At  $V_{IL}$ , allows protection of “outermost”  $2 \times 8$  bytes on boot sectors, regardless of sector protection/unprotection status.  
 At  $V_{IH}$ , allows removal of boot sector protection  
 At  $V_{ACC}$ , increases program performance
- **Embedded Erase<sup>TM\*</sup> Algorithms**  
 Automatically pre-programs and erases the chip or any sector
- **Embedded Program<sup>TM\*</sup> Algorithms**  
 Automatically writes and verifies data at specified address
- **Data Polling and Toggle Bit feature for detection of program or erase cycle completion**
- **Ready/Busy Output (RY/ $\overline{BY}$ )**  
 Hardware method for detection of program or erase cycle completion
- **Automatic Sleep Mode**  
 When addresses remain stable, automatically switch themselves to low power mode.
- **Low  $V_{CC}$  write inhibit  $\leq 2.5$  V**
- **Erase Suspend/Resume**  
 Suspends the erase operation to allow a read data and/or program in another sector within the same device

(Continued)

# MBM29DL34TF/BF<sub>70</sub>

(Continued)

- **Sector Group Protection**

Hardware method disables any combination of sector groups from program or erase operations

- **Sector Group Protection Set function by Extended sector group protection command**

- **Fast Programming Function by Extended Command**

- **Temporary Sector Group Unprotection**

Temporary sector group unprotection via the  $\overline{\text{RESET}}$  pin.


- **In accordance with CFI (Common Flash Memory Interface)**

\* : Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.

**Bank and Sector Organization Table**

| <b>Device Part Number</b> | <b>Bank 1</b>       | <b>Bank 2</b>       |
|---------------------------|---------------------|---------------------|
| MBM29DL34TF               | Bank A (SA70 to 48) | Bank B (SA47 to 0)  |
| MBM29DL34BF               | Bank A (SA0 to 22)  | Bank B (SA23 to 70) |

## ■ PIN ASSIGNMENTS




(Continued)

# MBM29DL34TF/BF<sub>70</sub>

(Continued)

FBGA  
(TOP VIEW)  
Marking side




(BGA-48P-M12)

## ■ PIN DESCRIPTION


| Pin   | Function   |
|---|--|
| A <sub>20</sub> to A <sub>0</sub> , A <sub>-1</sub> | Address Input  |
| DQ <sub>15</sub> to DQ <sub>0</sub>                 | Data Input/Output                                      |
| $\overline{\text{CE}}$                              | Chip Enable  |
| $\overline{\text{OE}}$                              | Output Enable  |
| $\overline{\text{WE}}$                              | Write Enable   |
| RY/ $\overline{\text{BY}}$                          | Ready/Busy Output                                      |
| $\overline{\text{RESET}}$                           | Hardware Reset Pin/Temporary Sector Group Unprotection |
| $\overline{\text{BYTE}}$                            | Selects Byte (8-bit) or Word (16-bit) mode             |
| $\overline{\text{WP/ACC}}$                          | Hardware Write Protection/Program Acceleration         |
| V <sub>CC</sub>                                     | Device Power Supply                                    |
| V <sub>SS</sub>                                     | Device Ground  |
| N.C.  | No Internal Connection                                 |

## ■ LOGIC SYMBOL



# MBM29DL34TF/BF<sub>70</sub>

## ■ BLOCK DIAGRAM





## ■ DEVICE BUS OPERATION

**MBM29DL34TF/BF User Bus Operations Table (Word Mode :  $\overline{\text{BYTE}} = V_{IH}$ )**

| Operation  | $\overline{\text{CE}}$ | $\overline{\text{OE}}$ | $\overline{\text{WE}}$ | A <sub>0</sub> | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | A <sub>6</sub> | A <sub>9</sub>  | DQ <sub>15</sub> to DQ <sub>0</sub> | $\overline{\text{RESET}}$ | $\overline{\text{WP/ACC}}$ |
|--|------------------------|------------------------|------------------------|----------------|----------------|----------------|----------------|----------------|-----------------|-------------------------------------|---------------------------|----------------------------|
| Standby  | H                      | X                      | X                      | X              | X              | X              | X              | X              | X               | High-Z                              | H                         | X                          |
| Autoselect Manufacturer Code * <sub>1</sub>                    | L                      | L                      | H                      | L              | L              | L              | L              | L              | V <sub>ID</sub> | Code                                | H                         | X                          |
| Autoselect Device Code * <sub>1</sub>                          | L                      | L                      | H                      | H              | L              | L              | L              | L              | V <sub>ID</sub> | Code                                | H                         | X                          |
| Extended Auto-Select Device Code * <sub>1</sub>                | L                      | L                      | H                      | L              | H              | H              | H              | L              | V <sub>ID</sub> | Code                                | H                         | X                          |
|  | L                      | L                      | H                      | H              | H              | H              | H              | L              | V <sub>ID</sub> | Code                                | H                         | X                          |
| Read * <sub>3</sub>  | L                      | L                      | H                      | A <sub>0</sub> | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | A <sub>6</sub> | A <sub>9</sub>  | D <sub>OUT</sub>                    | H                         | X                          |
| Output Disable   | L                      | H                      | H                      | X              | X              | X              | X              | X              | X               | High-Z                              | H                         | X                          |
| Write (Program/Erase)  | L                      | H                      | L                      | A <sub>0</sub> | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | A <sub>6</sub> | A <sub>9</sub>  | D <sub>IN</sub>                     | H                         | X                          |
| Enable Sector Group Protection * <sub>2</sub> , * <sub>4</sub> | L                      | V <sub>ID</sub>        | L                      | L              | H              | L              | L              | L              | V <sub>ID</sub> | X                                   | H                         | X                          |
| Verify Sector Group Protection * <sub>2</sub> , * <sub>4</sub> | L                      | L                      | H                      | L              | H              | L              | L              | L              | V <sub>ID</sub> | Code                                | H                         | X                          |
| Temporary Sector Group Unprotection * <sub>5</sub>             | X                      | X                      | X                      | X              | X              | X              | X              | X              | X               | X                                   | V <sub>ID</sub>           | X                          |
| Reset (Hardware)   | X                      | X                      | X                      | X              | X              | X              | X              | X              | X               | High-Z                              | L                         | X                          |
| Boot Block Sector Write Protection                             | X                      | X                      | X                      | X              | X              | X              | X              | X              | X               | X                                   | X                         | L                          |

Legend : L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>, See “■ DC CHARACTERISTICS” for voltage levels.

\*<sub>1</sub>: Manufacturer and device codes may also be accessed via a command register write sequence. See “MBM29DL34TF/BF Command Definitions Table”.

\*<sub>2</sub>: Refer to section on “8. Sector Group Protection” in ■ FUNCTIONAL DESCRIPTION.

\*<sub>3</sub>:  $\overline{\text{WE}}$  can be V<sub>IL</sub> if  $\overline{\text{OE}}$  is V<sub>IL</sub>,  $\overline{\text{OE}}$  at V<sub>IH</sub> initiates the write operations.

\*<sub>4</sub>: V<sub>CC</sub> = 2.7 V to 3.6 V

\*<sub>5</sub>: Also used for extended sector group protection.

# MBM29DL34TF/BF<sub>70</sub>

MBM29DL34TF/BF User Bus Operations Table (Byte Mode :  $\overline{\text{BYTE}} = V_{IL}$ )

| Operation   | $\overline{\text{CE}}$ | $\overline{\text{OE}}$ | $\overline{\text{WE}}$ | DQ <sub>15</sub> /<br>A <sub>-1</sub> | A <sub>0</sub> | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | A <sub>6</sub> | A <sub>9</sub>  | DQ <sub>7</sub> to DQ <sub>0</sub> | $\overline{\text{RESET}}$ | $\overline{\text{WP/ACC}}$ |
|---|------------------------|------------------------|------------------------|---------------------------------------|----------------|----------------|----------------|----------------|----------------|-----------------|------------------------------------|---------------------------|----------------------------|
| Standby   | H                      | X                      | X                      | X                                     | X              | X              | X              | X              | X              | X               | High-Z                             | H                         | X                          |
| Autoselect<br>Manufacturer Code * <sub>1</sub>                    | L                      | L                      | H                      | L                                     | L              | L              | L              | L              | L              | V <sub>ID</sub> | Code                               | H                         | X                          |
| Autoselect Device Code<br>* <sub>1</sub>                          | L                      | L                      | H                      | L                                     | H              | L              | L              | L              | L              | V <sub>ID</sub> | Code                               | H                         | X                          |
| Extended Auto-Select<br>Device Code * <sub>1</sub>                | L                      | L                      | H                      | L                                     | L              | H              | H              | H              | L              | V <sub>ID</sub> | Code                               | H                         | X                          |
|   | L                      | L                      | H                      | L                                     | H              | H              | H              | H              | L              | V <sub>ID</sub> | Code                               | H                         | X                          |
| Read * <sub>3</sub>   | L                      | L                      | H                      | A <sub>-1</sub>                       | A <sub>0</sub> | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | A <sub>6</sub> | A <sub>9</sub>  | D <sub>OUT</sub>                   | H                         | X                          |
| Output Disable  | L                      | H                      | H                      | X                                     | X              | X              | X              | X              | X              | X               | High-Z                             | H                         | X                          |
| Write (Program/Erase)   | L                      | H                      | L                      | A <sub>-1</sub>                       | A <sub>0</sub> | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | A <sub>6</sub> | A <sub>9</sub>  | D <sub>IN</sub>                    | H                         | X                          |
| Enable Sector Group<br>Protection * <sub>2</sub> , * <sub>4</sub> | L                      | V <sub>ID</sub>        | L                      | L                                     | L              | H              | L              | L              | L              | V <sub>ID</sub> | X                                  | H                         | X                          |
| Verify Sector Group<br>Protection * <sub>2</sub> , * <sub>4</sub> | L                      | L                      | H                      | L                                     | L              | H              | L              | L              | L              | V <sub>ID</sub> | Code                               | H                         | X                          |
| Temporary Sector<br>Group Unprotection * <sub>5</sub>             | X                      | X                      | X                      | X                                     | X              | X              | X              | X              | X              | X               | X                                  | V <sub>ID</sub>           | X                          |
| Reset (Hardware)  | X                      | X                      | X                      | X                                     | X              | X              | X              | X              | X              | X               | High-Z                             | L                         | X                          |
| Boot Block Sector Write<br>Protection                             | X                      | X                      | X                      | X                                     | X              | X              | X              | X              | X              | X               | X                                  | X                         | L                          |

Legend : L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>, See “■ DC CHARACTERISTICS” for voltage levels.

\*<sub>1</sub>: Manufacturer and device codes may also be accessed via a command register write sequence. See “MBM29DL34TF/BF Command Definitions Table”.

\*<sub>2</sub>: Refer to section on “8. Sector Group Protection” in ■ FUNCTIONAL DESCRIPTION.

\*<sub>3</sub>:  $\overline{\text{WE}}$  can be V<sub>IL</sub> if  $\overline{\text{OE}}$  is V<sub>IL</sub>,  $\overline{\text{OE}}$  at V<sub>IH</sub> initiates the write operations.

\*<sub>4</sub>: V<sub>CC</sub> = 2.7 V to 3.6 V

\*<sub>5</sub>: Also used for extended sector group protection.

MBM29DL34TF/BF Command Definitions Table \*1

| Command sequence                       |      | Bus write cycles req'd | First bus write cycle |      | Second bus write cycle |        | Third bus write cycle |      | Fourth bus read/write cycle |      | Fifth bus write cycle |      | Sixth bus write cycle |      |
|--|------|------------------------|-----------------------|------|------------------------|--------|-----------------------|------|-----------------------------|------|-----------------------|------|-----------------------|------|
|  |      |                        | Addr.                 | Data | Addr.                  | Data   | Addr.                 | Data | Addr.                       | Data | Addr.                 | Data | Addr.                 | Data |
| Reset *2                               | Word | 1                      | XXXh                  | F0h  | —                      | —      | —                     | —    | —                           | —    | —                     | —    | —                     | —    |
|  | Byte |                        |                       |      |                        |        |                       |      |                             |      |                       |      |                       |      |
| Reset *2                               | Word | 3                      | 555h                  | AAh  | 2AAh                   | 55h    | 555h                  | F0h  | RA                          | RD   | —                     | —    | —                     | —    |
|  | Byte |                        | AAAh                  |      | 555h                   |        | AAAh                  |      |                             |      |                       |      |                       |      |
| Autoselect (Device ID)                 | Word | 4                      | 555h                  | AAh  | 2AAh                   | 55h    | (BA)<br>555h          | 90h  | 00h                         | 04h  | —                     | —    | —                     | —    |
|  | Byte |                        | AAAh                  |      | 555h                   |        | (BA)<br>AAAh          |      |                             |      |                       |      |                       |      |
| Program                                | Word | 4                      | 555h                  | AAh  | 2AAh                   | 55h    | 555h                  | A0h  | PA                          | PD   | —                     | —    | —                     | —    |
|  | Byte |                        | AAAh                  |      | 555h                   |        | AAAh                  |      |                             |      |                       |      |                       |      |
| Program Suspend                        |      | 1                      | BA                    | B0h  | —                      | —      | —                     | —    | —                           | —    | —                     | —    | —                     | —    |
| Program Resume                         |      | 1                      | BA                    | 30h  | —                      | —      | —                     | —    | —                           | —    | —                     | —    | —                     | —    |
| Chip Erase                             | Word | 6                      | 555h                  | AAh  | 2AAh                   | 55h    | 555h                  | 80h  | 555h                        | AAh  | 2AAh                  | 55h  | 555h                  | 10h  |
|  | Byte |                        | AAAh                  |      | 555h                   |        | AAAh                  |      | 555h                        |      | AAAh                  |      |                       |      |
| Sector Erase                           | Word | 6                      | 555h                  | AAh  | 2AAh                   | 55h    | 555h                  | 80h  | 555h                        | AAh  | 2AAh                  | 55h  | SA                    | 30h  |
|  | Byte |                        | AAAh                  |      | 555h                   |        | AAAh                  |      | 555h                        |      |                       |      |                       |      |
| Erase Suspend *3                       |      | 1                      | BA                    | B0h  | —                      | —      | —                     | —    | —                           | —    | —                     | —    | —                     | —    |
| Erase Resume *3                        |      | 1                      | BA                    | 30h  | —                      | —      | —                     | —    | —                           | —    | —                     | —    | —                     | —    |
| Set to Fast Mode                       | Word | 3                      | 555h                  | AAh  | 2AAh                   | 55h    | 555h                  | 20h  | —                           | —    | —                     | —    | —                     | —    |
|  | Byte |                        | AAAh                  |      | 555h                   |        | AAAh                  |      |                             |      |                       |      |                       |      |
| Fast Program *4                        | Word | 2                      | XXXh                  | A0h  | PA                     | PD     | —                     | —    | —                           | —    | —                     | —    | —                     | —    |
|  | Byte |                        | XXXh                  |      | —                      |        | —                     |      |                             |      |                       |      |                       |      |
| Reset from Fast Mode *5                | Word | 2                      | BA                    | 90h  | XXXh                   | 00h*11 | —                     | —    | —                           | —    | —                     | —    | —                     | —    |
|  | Byte |                        | BA                    |      | XXXh                   |        | —                     |      |                             |      |                       |      |                       |      |
| Extended Sector Group Protection *6,*7 | Word | 4                      | XXXh                  | 60h  | SGA                    | 60h    | SGA                   | 40h  | SGA                         | SD   | —                     | —    | —                     | —    |
|  | Byte |                        | —                     |      | —                      |        | —                     |      | —                           |      |                       |      |                       |      |
| Query *8                               | Word | 1                      | (BA)<br>55h           | 98h  | —                      | —      | —                     | —    | —                           | —    | —                     | —    | —                     | —    |
|  | Byte |                        | (BA)<br>AAh           |      | —                      |        | —                     |      |                             |      |                       |      |                       |      |
| HiddenROM Entry *9                     | Word | 3                      | 555h                  | AAh  | 2AAh                   | 55h    | 555h                  | 88h  | —                           | —    | —                     | —    | —                     | —    |
|  | Byte |                        | AAAh                  |      | 555h                   |        | AAAh                  |      |                             |      |                       |      |                       |      |

(Continued)

# MBM29DL34TF/BF<sub>70</sub>

(Continued)

| Command sequence      |      | Bus write cycles req'd | First bus write cycle |      | Second bus write cycle |      | Third bus write cycle |      | Fourth bus read/write cycle |      | Fifth bus write cycle |      | Sixth bus write cycle |      |
|-----------------------|------|------------------------|-----------------------|------|------------------------|------|-----------------------|------|-----------------------------|------|-----------------------|------|-----------------------|------|
|                       |      |                        | Addr.                 | Data | Addr.                  | Data | Addr.                 | Data | Addr.                       | Data | Addr.                 | Data | Addr.                 | Data |
| HiddenRom Program *10 | Word | 4                      | 555h                  | AAh  | 2AAh                   | 55h  | 555h                  | A0h  | (HRA)<br>PA                 | PD   | —                     | —    | —                     | —    |
|                       | Byte |                        | AAAh                  |      | 555h                   |      | AAAh                  |      |                             |      |                       |      |                       |      |
| HiddenRom Exit *10    | Word | 4                      | 555h                  | AAh  | 2AAh                   | 55h  | (HRBA)<br>555h        | 90h  | XXXh                        | 00h  | —                     | —    | —                     | —    |
|                       | Byte |                        | AAAh                  |      | 555h                   |      | (HRBA)<br>AAAh        |      |                             |      |                       |      |                       |      |

- \*1 : The command combinations not described in “MBM29DL34TF/BF Command Definitions Table” are illegal.
- \*2 : Both of these reset commands are equivalent.
- \*3 : Erase Suspend and Erase Resume command are valid only during a sector erase operation.
- \*4 : This command is valid during Fast Mode.
- \*5 : The Reset from Fast Mode command is required to return to the read mode when the device is in Fast Mode.
- \*6 : This command is valid while  $\overline{\text{RESET}} = V_{\text{ID}}$  (except during HiddenROM mode).
- \*7 : Sector Group Address (SGA) with  $(A_6, A_3, A_2, A_1, A_0) = (0, 0, 0, 1, 0)$ .
- \*8 : The valid address are  $A_6$  to  $A_0$ .
- \*9 : The HiddenROM Entry command is required prior to the HiddenROM programming.
- \*10 : This command is valid during HiddenROM mode.
- \*11 : The date “F0h” is also acceptable.

- Notes:
- Address bits  $A_{20}$  to  $A_{11} = X = \text{“H”}$  or  $\text{“L”}$  for all address commands except or Program Address (PA), Sector Address (SA), Bank Address (BA).
  - Bus operations are defined in “MBM29DL34TF/BF User Bus Operations Tables ( $\overline{\text{BYTE}} = V_{\text{IH}}$  and  $\overline{\text{BYTE}} = V_{\text{IL}}$ )” (■ DEVICE BUS OPERATION).
  - RA = Address of the memory location to be read  
PA = Address of the memory location to be programmed  
Addresses are latched on the falling edge of the write pulse.
  - SA = Address of the sector to be erased. The combination of  $A_{20}, A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$ , and  $A_{12}$  will uniquely select any sector.
  - BA = Bank Address ( $A_{20}$  to  $A_{18}$ )
  - RD = Data read from location RA during read operation.  
PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.
  - SGA = Sector Group Address. The combination of  $A_{20}$  to  $A_{12}$  will uniquely select any sector group.  
SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
  - HRA = Address of the HiddenROM area  
29DL34TF (Top Boot Type) Word Mode : 1FF000h to 1FF07Fh  
Byte Mode : 3FE000h to 3FE0FFh  
29DL34BF (Bottom Boot Type) Word Mode : 000000h to 00007Fh  
Byte Mode : 000000h to 0000FFh
  - HRBA = Bank Address of the HiddenROM area  
29DL34TF (Top Boot Type) :  $A_{20} = A_{19} = A_{18} = 1$   
29DL34BF (Bottom Boot Type) :  $A_{20} = A_{19} = A_{18} = 0$
  - The system should generate the following address patterns :  
Word Mode : 555h or 2AAh to addresses  $A_{10}$  to  $A_0$   
Byte Mode : AAAh or 555h to addresses  $A_{10}$  to  $A_0$ , and  $A_{-1}$
  - Both Reset commands are functionally equivalent, resetting the device to the read mode.

**MBM29DL34TF Sector Group Protection Verify Autoselect Codes Table**

| Type                    | A <sub>20</sub> to A <sub>12</sub> | A <sub>6</sub>  | A <sub>3</sub>  | A <sub>2</sub>  | A <sub>1</sub>  | A <sub>0</sub>  | A <sub>-1</sub> *1 | Code (HEX)      |       |
|-------------------------|------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|--------------------|-----------------|-------|
| Manufacture's Code      | BA*3                               | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub>    | 04h             |       |
| Device Code             | Byte                               | BA*3            | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub>    | V <sub>IL</sub> | 50h   |
|                         | Word                               |                 |                 |                 |                 |                 |                    | X               | 2250h |
| Sector Group Protection | Sector Group Addresses             | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub>    | 01h*2           |       |

\*1 : A<sub>-1</sub> is for Byte mode. At Byte mode, DQ<sub>8</sub> to DQ<sub>14</sub> are High-Z and DQ<sub>15</sub> is A<sub>-1</sub>, the lowest address.

\*2 : Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

\*3 : When V<sub>ID</sub> is applied to A<sub>9</sub>, both Bank 1 and Bank 2 are put into Autoselect mode, which makes simultaneous operation unable to be executed. Consequently, specifying the bank address is not required. However, the bank address needs to be indicated when Autoselect mode is read out at command mode, because then it enables to activate simultaneous operation.

**MBM29DL34TF Extended Autoselect Code Table**

| Type                    | Code  | DQ <sub>15</sub>  | DQ <sub>14</sub> | DQ <sub>13</sub> | DQ <sub>12</sub> | DQ <sub>11</sub> | DQ <sub>10</sub> | DQ <sub>9</sub> | DQ <sub>8</sub> | DQ <sub>7</sub> | DQ <sub>6</sub> | DQ <sub>5</sub> | DQ <sub>4</sub> | DQ <sub>3</sub> | DQ <sub>2</sub> | DQ <sub>1</sub> | DQ <sub>0</sub> |
|-------------------------|-------|-------------------|------------------|------------------|------------------|------------------|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Manufacture's Code      | 04h   | A <sub>-1/0</sub> | 0                | 0                | 0                | 0                | 0                | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 0               | 0               |
| Device Code             | Byte* | 50Eh              | A <sub>-1</sub>  | HZ               | HZ               | HZ               | HZ               | HZ              | HZ              | 0               | 1               | 0               | 1               | 0               | 0               | 0               | 0               |
|                         | Word  | 2250Eh            | 0                | 0                | 1                | 0                | 0                | 0               | 1               | 0               | 0               | 1               | 0               | 1               | 0               | 0               | 0               |
| Sector Group Protection | 01h   | A <sub>-1/0</sub> | 0                | 0                | 0                | 0                | 0                | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               |

HZ: High-Z

\* : At Byte mode, DQ<sub>8</sub> to DQ<sub>14</sub> are High-Z and DQ<sub>15</sub> is A<sub>-1</sub>, the lowest address.

# MBM29DL34TF/BF<sub>70</sub>

**MBM29DL34BF Sector Group Protection Verify Autoselect Codes Table**

| Type                    |      | A <sub>20</sub> to A <sub>12</sub> | A <sub>6</sub>  | A <sub>3</sub>  | A <sub>2</sub>  | A <sub>1</sub>  | A <sub>0</sub>  | A <sub>-1</sub> * <sup>1</sup> | Code (HEX)        |
|-------------------------|------|------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|--------------------------------|-------------------|
| Manufacture's Code      |      | BA* <sup>3</sup>                   | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub>                | 04h               |
| Device Code             | Byte | BA* <sup>3</sup>                   | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub>                | 53h               |
|                         | Word |                                    |                 |                 |                 |                 |                 | X                              | 2253h             |
| Sector Group Protection |      | Sector Group Addresses             | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub>                | 01h* <sup>2</sup> |

\*1 : A<sub>-1</sub> is for Byte mode. At Byte mode, DQ<sub>8</sub> to DQ<sub>14</sub> are High-Z and DQ<sub>15</sub> is A<sub>-1</sub>, the lowest address.

\*2 : Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

\*3 : When V<sub>ID</sub> is applied to A<sub>9</sub>, both Bank 1 and Bank 2 are put into Autoselect mode, which makes simultaneous operation unable to be executed. Consequently, specifying the bank address is not required. However, the bank address needs to be indicated when Autoselect mode is read out at command mode, because then it enables to activate simultaneous operation.

**MBM29DL34BF Extended Autoselect Code Table**

| Type                    |       | Code  | DQ <sub>15</sub>   | DQ <sub>14</sub> | DQ <sub>13</sub> | DQ <sub>12</sub> | DQ <sub>11</sub> | DQ <sub>10</sub> | DQ <sub>9</sub> | DQ <sub>8</sub> | DQ <sub>7</sub> | DQ <sub>6</sub> | DQ <sub>5</sub> | DQ <sub>4</sub> | DQ <sub>3</sub> | DQ <sub>2</sub> | DQ <sub>1</sub> | DQ <sub>0</sub> |
|-------------------------|-------|-------|--------------------|------------------|------------------|------------------|------------------|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Manufacture's Code      |       | 04h   | A <sub>-1</sub> /0 | 0                | 0                | 0                | 0                | 0                | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 0               | 0               |
| Device Code             | Byte* | 53h   | A <sub>-1</sub>    | HZ               | HZ               | HZ               | HZ               | HZ               | HZ              | HZ              | 0               | 1               | 0               | 1               | 0               | 0               | 1               | 1               |
|                         | Word  | 2253h | 0                  | 0                | 1                | 0                | 0                | 0                | 1               | 0               | 0               | 1               | 0               | 1               | 0               | 0               | 1               | 1               |
| Sector Group Protection |       | 01h   | A <sub>-1</sub> /0 | 0                | 0                | 0                | 0                | 0                | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               |

HZ: High-Z

\* : At Byte mode, DQ<sub>8</sub> to DQ<sub>14</sub> are High-Z and DQ<sub>15</sub> is A<sub>-1</sub>, the lowest address.

## ■ SECTOR-ERASE ARCHITECTURE

Sector Address Table (MBM29DL34TF)

| Bank      | Sector | Sector address  |                 |                 |                 |                 |                 |                 |                 |                 |                 | Sector size<br>(Kbytes/<br>Kwords) | (×8)<br>Address range | (×16)<br>Address range |
|-----------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------------------------|-----------------------|------------------------|
|           |        | Bank address    |                 |                 |                 |                 |                 | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> |                                    |                       |                        |
|           |        | A <sub>20</sub> | A <sub>19</sub> | A <sub>18</sub> | A <sub>17</sub> | A <sub>16</sub> | A <sub>15</sub> |                 |                 |                 |                 |                                    |                       |                        |
| Bank<br>2 | SA0    | 0               | 0               | 0               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 000000h to 00FFFFh    | 000000h to 007FFFh     |
|           | SA1    | 0               | 0               | 0               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 010000h to 01FFFFh    | 008000h to 00FFFFh     |
|           | SA2    | 0               | 0               | 0               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 020000h to 02FFFFh    | 010000h to 017FFFh     |
|           | SA3    | 0               | 0               | 0               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 030000h to 03FFFFh    | 018000h to 01FFFFh     |
|           | SA4    | 0               | 0               | 0               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 040000h to 04FFFFh    | 020000h to 027FFFh     |
|           | SA5    | 0               | 0               | 0               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 050000h to 05FFFFh    | 028000h to 02FFFFh     |
|           | SA6    | 0               | 0               | 0               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 060000h to 06FFFFh    | 030000h to 037FFFh     |
|           | SA7    | 0               | 0               | 0               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 070000h to 07FFFFh    | 038000h to 03FFFFh     |
|           | SA8    | 0               | 0               | 1               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 080000h to 08FFFFh    | 040000h to 047FFFh     |
|           | SA9    | 0               | 0               | 1               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 090000h to 09FFFFh    | 048000h to 04FFFFh     |
|           | SA10   | 0               | 0               | 1               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 0A0000h to 0AFFFFh    | 050000h to 057FFFh     |
|           | SA11   | 0               | 0               | 1               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 0B0000h to 0BFFFFh    | 058000h to 05FFFFh     |
|           | SA12   | 0               | 0               | 1               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 0C0000h to 0CFFFFh    | 060000h to 067FFFh     |
|           | SA13   | 0               | 0               | 1               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 0D0000h to 0DFFFFh    | 068000h to 06FFFFh     |
|           | SA14   | 0               | 0               | 1               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 0E0000h to 0EFFFFh    | 070000h to 077FFFh     |
|           | SA15   | 0               | 0               | 1               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 0F0000h to 0FFFFFh    | 078000h to 07FFFFh     |
|           | SA16   | 0               | 1               | 0               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 100000h to 10FFFFh    | 080000h to 087FFFh     |
|           | SA17   | 0               | 1               | 0               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 110000h to 11FFFFh    | 088000h to 08FFFFh     |
|           | SA18   | 0               | 1               | 0               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 120000h to 12FFFFh    | 090000h to 097FFFh     |
|           | SA19   | 0               | 1               | 0               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 130000h to 13FFFFh    | 098000h to 09FFFFh     |
|           | SA20   | 0               | 1               | 0               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 140000h to 14FFFFh    | 0A0000h to 0A7FFFh     |
|           | SA21   | 0               | 1               | 0               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 150000h to 15FFFFh    | 0A8000h to 0AFFFFh     |
|           | SA22   | 0               | 1               | 0               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 160000h to 16FFFFh    | 0B0000h to 0B7FFFh     |
|           | SA23   | 0               | 1               | 0               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 170000h to 17FFFFh    | 0B8000h to 0BFFFFh     |
|           | SA24   | 0               | 1               | 1               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 180000h to 18FFFFh    | 0C0000h to 0C7FFFh     |
|           | SA25   | 0               | 1               | 1               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 190000h to 19FFFFh    | 0C8000h to 0CFFFFh     |
|           | SA26   | 0               | 1               | 1               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 1A0000h to 1AFFFFh    | 0D0000h to 0D7FFFh     |
|           | SA27   | 0               | 1               | 1               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 1B0000h to 1BFFFFh    | 0D8000h to 0DFFFFh     |
|           | SA28   | 0               | 1               | 1               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 1C0000h to 1CFFFFh    | 0E0000h to 0E7FFFh     |
|           | SA29   | 0               | 1               | 1               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 1D0000h to 1DFFFFh    | 0E8000h to 0EFFFFh     |
|           | SA30   | 0               | 1               | 1               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 1E0000h to 1EFFFFh    | 0F0000h to 0F7FFFh     |
|           | SA31   | 0               | 1               | 1               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 1F0000h to 1FFFFFh    | 0F8000h to 0FFFFFh     |
| SA32      | 1      | 0               | 0               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32           | 200000h to 20FFFFh                 | 100000h to 107FFFh    |                        |

# MBM29DL34TF/BF<sub>70</sub>

| Bank   | Sector | Sector address  |                 |                 |                 |                 |                 |                 |                 |                 |                 | Sector size<br>(Kbytes/<br>Kwords) | (x8)<br>Address range | (x16)<br>Address range |
|--------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------------------------|-----------------------|------------------------|
|        |        | Bank address    |                 |                 |                 |                 |                 | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> |                                    |                       |                        |
|        |        | A <sub>20</sub> | A <sub>19</sub> | A <sub>18</sub> | A <sub>17</sub> | A <sub>16</sub> | A <sub>15</sub> |                 |                 |                 |                 |                                    |                       |                        |
| Bank 2 | SA33   | 1               | 0               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32           | 210000h to 21FFFFh                 | 108000h to 10FFFFh    |                        |
|        | SA34   | 1               | 0               | 0               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 220000h to 22FFFFh    | 110000h to 117FFFh     |
|        | SA35   | 1               | 0               | 0               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 230000h to 23FFFFh    | 118000h to 11FFFFh     |
|        | SA36   | 1               | 0               | 0               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 240000h to 24FFFFh    | 120000h to 127FFFh     |
|        | SA37   | 1               | 0               | 0               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 250000h to 25FFFFh    | 128000h to 12FFFFh     |
|        | SA38   | 1               | 0               | 0               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 260000h to 26FFFFh    | 130000h to 137FFFh     |
|        | SA39   | 1               | 0               | 0               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 270000h to 27FFFFh    | 138000h to 13FFFFh     |
|        | SA40   | 1               | 0               | 1               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 280000h to 28FFFFh    | 140000h to 147FFFh     |
|        | SA41   | 1               | 0               | 1               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 290000h to 29FFFFh    | 148000h to 14FFFFh     |
|        | SA42   | 1               | 0               | 1               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 2A0000h to 2AFFFFh    | 150000h to 157FFFh     |
|        | SA43   | 1               | 0               | 1               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 2B0000h to 2BFFFFh    | 158000h to 15FFFFh     |
|        | SA44   | 1               | 0               | 1               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 2C0000h to 2CFFFFh    | 160000h to 167FFFh     |
|        | SA45   | 1               | 0               | 1               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 2D0000h to 2DFFFFh    | 168000h to 16FFFFh     |
|        | SA46   | 1               | 0               | 1               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 2E0000h to 2EFFFFh    | 170000h to 177FFFh     |
| SA47   | 1      | 0               | 1               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32           | 2F0000h to 2FFFFh                  | 178000h to 17FFFFh    |                        |
| Bank 1 | SA48   | 1               | 1               | 0               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 300000h to 30FFFFh    | 180000h to 187FFFh     |
|        | SA49   | 1               | 1               | 0               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 310000h to 31FFFFh    | 188000h to 18FFFFh     |
|        | SA50   | 1               | 1               | 0               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 320000h to 32FFFFh    | 190000h to 197FFFh     |
|        | SA51   | 1               | 1               | 0               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 330000h to 33FFFFh    | 198000h to 19FFFFh     |
|        | SA52   | 1               | 1               | 0               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 340000h to 34FFFFh    | 1A0000h to 1A7FFFh     |
|        | SA53   | 1               | 1               | 0               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 350000h to 35FFFFh    | 1A8000h to 1AFFFFh     |
|        | SA54   | 1               | 1               | 0               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 360000h to 36FFFFh    | 1B0000h to 1B7FFFh     |
|        | SA55   | 1               | 1               | 0               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 370000h to 37FFFFh    | 1B8000h to 1BFFFFh     |
|        | SA56   | 1               | 1               | 1               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 380000h to 38FFFFh    | 1C0000h to 1C7FFFh     |
|        | SA57   | 1               | 1               | 1               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 390000h to 39FFFFh    | 1C8000h to 1CFFFFh     |
|        | SA58   | 1               | 1               | 1               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 3A0000h to 3AFFFFh    | 1D0000h to 1D7FFFh     |
|        | SA59   | 1               | 1               | 1               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 3B0000h to 3BFFFFh    | 1D8000h to 1DFFFFh     |
|        | SA60   | 1               | 1               | 1               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 3C0000h to 3CFFFFh    | 1E0000h to 1E7FFFh     |
|        | SA61   | 1               | 1               | 1               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 3D0000h to 3DFFFFh    | 1E8000h to 1EFFFFh     |
|        | SA62   | 1               | 1               | 1               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 3E0000h to 3EFFFFh    | 1F0000h to 1F7FFFh     |
|        | SA63   | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 0               | 0               | X               | 8/4                                | 3F0000h to 3F1FFFh    | 1F8000h to 1F8FFFh     |
|        | SA64   | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 0               | 1               | X               | 8/4                                | 3F2000h to 3F3FFFh    | 1F9000h to 1F9FFFh     |
|        | SA65   | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 1               | 0               | X               | 8/4                                | 3F4000h to 3F5FFFh    | 1FA000h to 1FAFFFh     |
|        | SA66   | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 1               | 1               | X               | 8/4                                | 3F6000h to 3F7FFFh    | 1FB000h to 1FBFFFh     |

(Continued)



(Continued)

| Bank   | Sector | Sector address  |                 |                 |                 |                 |                 |                 |                 |                 |     | Sector size<br>(Kbytes/<br>Kwords) | (×8)<br>Address range | (×16)<br>Address range |
|--------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----|------------------------------------|-----------------------|------------------------|
|        |        | Bank address    |                 |                 |                 |                 | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> |     |                                    |                       |                        |
|        |        | A <sub>20</sub> | A <sub>19</sub> | A <sub>18</sub> | A <sub>17</sub> | A <sub>16</sub> |                 |                 |                 |                 |     |                                    |                       |                        |
| Bank 1 | SA67   | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 0               | X               | 8/4 | 3F8000h to 3F9FFFh                 | 1FC000h to 1FCFFFh    |                        |
|        | SA68   | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 1               | X               | 8/4 | 3FA000h to 3FBFFFh                 | 1FD000h to 1FDFFFh    |                        |
|        | SA69   | 1               | 1               | 1               | 1               | 1               | 1               | 1               | 0               | X               | 8/4 | 3FC000h to 3FDFFFh                 | 1FE000h to 1FEFFFh    |                        |
|        | SA70   | 1               | 1               | 1               | 1               | 1               | 1               | 1               | 1               | X               | 8/4 | 3FE000h to 3FFFFFh                 | 1FF000h to 1FFFFFh    |                        |

Note : The address range is A<sub>20</sub> : A<sub>-1</sub> if in byte mode (BYTE = V<sub>IL</sub>) .  
 The address range is A<sub>20</sub> : A<sub>0</sub> if in word mode (BYTE = V<sub>IH</sub>) .

**Sector Address Table (MBM29DL34BF)**

| Bank   | Sector | Sector address  |                 |                 |                 |                 |                 |                 |                 |                 |       | Sector size<br>(Kbytes/<br>Kwords) | (×8)<br>Address range | (×16)<br>Address range |
|--------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------|------------------------------------|-----------------------|------------------------|
|        |        | Bank address    |                 |                 |                 |                 | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> |       |                                    |                       |                        |
|        |        | A <sub>20</sub> | A <sub>19</sub> | A <sub>18</sub> | A <sub>17</sub> | A <sub>16</sub> |                 |                 |                 |                 |       |                                    |                       |                        |
| Bank 2 | SA70   | 1               | 1               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32 | 3F0000h to 3FFFFFFh                | 1F8000h to 1FFFFFFh   |                        |
|        | SA69   | 1               | 1               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32 | 3E0000h to 3FFFFFFh                | 1F0000h to 1F7FFFh    |                        |
|        | SA68   | 1               | 1               | 1               | 1               | 0               | 1               | X               | X               | X               | X     | 64/32                              | 3D0000h to 3DFFFFh    | 1E8000h to 1EFFFFh     |
|        | SA67   | 1               | 1               | 1               | 1               | 0               | 0               | X               | X               | X               | X     | 64/32                              | 3C0000h to 3CFFFFh    | 1E0000h to 1E7FFFh     |
|        | SA66   | 1               | 1               | 1               | 0               | 1               | 1               | X               | X               | X               | X     | 64/32                              | 3B0000h to 3BFFFFh    | 1D8000h to 1DFFFFh     |
|        | SA65   | 1               | 1               | 1               | 0               | 1               | 0               | X               | X               | X               | X     | 64/32                              | 3A0000h to 3AFFFFh    | 1D0000h to 1D7FFFh     |
|        | SA64   | 1               | 1               | 1               | 0               | 0               | 1               | X               | X               | X               | X     | 64/32                              | 390000h to 39FFFFh    | 1C8000h to 1CFFFFh     |
|        | SA63   | 1               | 1               | 1               | 0               | 0               | 0               | X               | X               | X               | X     | 64/32                              | 380000h to 38FFFFh    | 1C0000h to 1C7FFFh     |
|        | SA62   | 1               | 1               | 0               | 1               | 1               | 1               | X               | X               | X               | X     | 64/32                              | 370000h to 37FFFFh    | 1B8000h to 1BFFFFh     |
|        | SA61   | 1               | 1               | 0               | 1               | 1               | 0               | X               | X               | X               | X     | 64/32                              | 360000h to 36FFFFh    | 1B0000h to 1B7FFFh     |
|        | SA60   | 1               | 1               | 0               | 1               | 0               | 1               | X               | X               | X               | X     | 64/32                              | 350000h to 35FFFFh    | 1A8000h to 1AFFFFh     |
|        | SA59   | 1               | 1               | 0               | 1               | 0               | 0               | X               | X               | X               | X     | 64/32                              | 340000h to 34FFFFh    | 1A0000h to 1A7FFFh     |
|        | SA58   | 1               | 1               | 0               | 0               | 1               | 1               | X               | X               | X               | X     | 64/32                              | 330000h to 33FFFFh    | 198000h to 19FFFFh     |
|        | SA57   | 1               | 1               | 0               | 0               | 1               | 0               | X               | X               | X               | X     | 64/32                              | 320000h to 32FFFFh    | 190000h to 197FFFh     |
|        | SA56   | 1               | 1               | 0               | 0               | 0               | 1               | X               | X               | X               | X     | 64/32                              | 310000h to 31FFFFh    | 188000h to 18FFFFh     |
|        | SA55   | 1               | 1               | 0               | 0               | 0               | 0               | X               | X               | X               | X     | 64/32                              | 300000h to 30FFFFh    | 180000h to 187FFFh     |
|        | SA54   | 1               | 0               | 1               | 1               | 1               | 1               | X               | X               | X               | X     | 64/32                              | 2F0000h to 2FFFFFFh   | 178000h to 17FFFFh     |
|        | SA53   | 1               | 0               | 1               | 1               | 1               | 0               | X               | X               | X               | X     | 64/32                              | 2E0000h to 2EFFFFh    | 170000h to 177FFFh     |
|        | SA52   | 1               | 0               | 1               | 1               | 0               | 1               | X               | X               | X               | X     | 64/32                              | 2D0000h to 2DFFFFh    | 168000h to 16FFFFh     |
|        | SA51   | 1               | 0               | 1               | 1               | 0               | 0               | X               | X               | X               | X     | 64/32                              | 2C0000h to 2CFFFFh    | 160000h to 167FFFh     |
| SA50   | 1      | 0               | 1               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32 | 2B0000h to 2BFFFFh                 | 158000h to 15FFFFh    |                        |
| SA49   | 1      | 0               | 1               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32 | 2A0000h to 2AFFFFh                 | 150000h to 157FFFh    |                        |

(Continued)

# MBM29DL34TF/BF<sub>70</sub>

| Bank      | Sector | Sector address  |                 |                 |                 |                 |                 |                 |                 |                 |                 | Sector size<br>(Kbytes/<br>Kwords) | (x8)<br>Address range | (x16)<br>Address range |
|-----------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------------------------|-----------------------|------------------------|
|           |        | Bank address    |                 |                 |                 |                 |                 | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> |                                    |                       |                        |
|           |        | A <sub>20</sub> | A <sub>19</sub> | A <sub>18</sub> | A <sub>17</sub> | A <sub>16</sub> | A <sub>15</sub> |                 |                 |                 |                 |                                    |                       |                        |
| Bank<br>2 | SA48   | 1               | 0               | 1               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 290000h to 29FFFFh    | 148000h to 14FFFFh     |
|           | SA47   | 1               | 0               | 1               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 280000h to 28FFFFh    | 140000h to 147FFFh     |
|           | SA46   | 1               | 0               | 0               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 270000h to 27FFFFh    | 138000h to 13FFFFh     |
|           | SA45   | 1               | 0               | 0               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 260000h to 26FFFFh    | 130000h to 137FFFh     |
|           | SA44   | 1               | 0               | 0               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 250000h to 25FFFFh    | 128000h to 12FFFFh     |
|           | SA43   | 1               | 0               | 0               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 240000h to 24FFFFh    | 120000h to 127FFFh     |
|           | SA42   | 1               | 0               | 0               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 230000h to 23FFFFh    | 118000h to 11FFFFh     |
|           | SA41   | 1               | 0               | 0               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 220000h to 22FFFFh    | 110000h to 117FFFh     |
|           | SA40   | 1               | 0               | 0               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 210000h to 21FFFFh    | 108000h to 10FFFFh     |
|           | SA39   | 1               | 0               | 0               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 200000h to 20FFFFh    | 100000h to 107FFFh     |
|           | SA38   | 0               | 1               | 1               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 1F0000h to 1FFFFFh    | 0F8000h to 0FFFFFh     |
|           | SA37   | 0               | 1               | 1               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 1E0000h to 1EFFFFh    | 0F0000h to 0F7FFFh     |
|           | SA36   | 0               | 1               | 1               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 1D0000h to 1DFFFFh    | 0E8000h to 0EFFFFh     |
|           | SA35   | 0               | 1               | 1               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 1C0000h to 1CFFFFh    | 0E0000h to 0E7FFFh     |
|           | SA34   | 0               | 1               | 1               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 1B0000h to 1BFFFFh    | 0D8000h to 0DFFFFh     |
|           | SA33   | 0               | 1               | 1               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 1A0000h to 1AFFFFh    | 0D0000h to 0D7FFFh     |
|           | SA32   | 0               | 1               | 1               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 190000h to 19FFFFh    | 0C8000h to 0CFFFFh     |
|           | SA31   | 0               | 1               | 1               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 180000h to 18FFFFh    | 0C0000h to 0C7FFFh     |
|           | SA30   | 0               | 1               | 0               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 170000h to 17FFFFh    | 0B8000h to 0BFFFFh     |
|           | SA29   | 0               | 1               | 0               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 160000h to 16FFFFh    | 0B0000h to 0B7FFFh     |
|           | SA28   | 0               | 1               | 0               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 150000h to 15FFFFh    | 0A8000h to 0AFFFFh     |
|           | SA27   | 0               | 1               | 0               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 140000h to 14FFFFh    | 0A0000h to 0A7FFFh     |
|           | SA26   | 0               | 1               | 0               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 130000h to 13FFFFh    | 098000h to 09FFFFh     |
| SA25      | 0      | 1               | 0               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32           | 120000h to 12FFFFh                 | 090000h to 097FFFh    |                        |
| SA24      | 0      | 1               | 0               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32           | 110000h to 11FFFFh                 | 088000h to 08FFFFh    |                        |
| SA23      | 0      | 1               | 0               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32           | 100000h to 10FFFFh                 | 080000h to 087FFFh    |                        |
| Bank<br>1 | SA22   | 0               | 0               | 1               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 0F0000h to 0FFFFFh    | 078000h to 07FFFFh     |
|           | SA21   | 0               | 0               | 1               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 0E0000h to 0EFFFFh    | 070000h to 077FFFh     |
|           | SA20   | 0               | 0               | 1               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 0D0000h to 0DFFFFh    | 068000h to 06FFFFh     |
|           | SA19   | 0               | 0               | 1               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 0C0000h to 0CFFFFh    | 060000h to 067FFFh     |
|           | SA18   | 0               | 0               | 1               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 0B0000h to 0BFFFFh    | 058000h to 05FFFFh     |
|           | SA17   | 0               | 0               | 1               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 0A0000h to 0AFFFFh    | 050000h to 057FFFh     |
|           | SA16   | 0               | 0               | 1               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 090000h to 09FFFFh    | 048000h to 04FFFFh     |
|           | SA15   | 0               | 0               | 1               | 0               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 080000h to 08FFFFh    | 040000h to 047FFFh     |

(Continued)

(Continued)

| Bank      | Sector | Sector address  |                 |                 |                 |                 |                 |                 |                 |                 |                 | Sector size<br>(Kbytes/<br>Kwords) | (×8)<br>Address range | (×16)<br>Address range |
|-----------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------------------------|-----------------------|------------------------|
|           |        | Bank address    |                 |                 |                 |                 |                 | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> |                                    |                       |                        |
|           |        | A <sub>20</sub> | A <sub>19</sub> | A <sub>18</sub> | A <sub>17</sub> | A <sub>16</sub> | A <sub>15</sub> |                 |                 |                 |                 |                                    |                       |                        |
| Bank<br>1 | SA14   | 0               | 0               | 0               | 1               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 070000h to 07FFFFh    | 038000h to 03FFFFh     |
|           | SA13   | 0               | 0               | 0               | 1               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 060000h to 06FFFFh    | 030000h to 037FFFh     |
|           | SA12   | 0               | 0               | 0               | 1               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 050000h to 05FFFFh    | 028000h to 02FFFFh     |
|           | SA11   | 0               | 0               | 0               | 1               | 0               | 0               | X               | X               | X               | X               | 64/32                              | 040000h to 04FFFFh    | 020000h to 027FFFh     |
|           | SA10   | 0               | 0               | 0               | 0               | 1               | 1               | X               | X               | X               | X               | 64/32                              | 030000h to 03FFFFh    | 018000h to 01FFFFh     |
|           | SA9    | 0               | 0               | 0               | 0               | 1               | 0               | X               | X               | X               | X               | 64/32                              | 020000h to 02FFFFh    | 010000h to 017FFFh     |
|           | SA8    | 0               | 0               | 0               | 0               | 0               | 1               | X               | X               | X               | X               | 64/32                              | 010000h to 01FFFFh    | 008000h to 00FFFFh     |
|           | SA7    | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 1               | 1               | X               | 8/4                                | 00E000h to 00FFFFh    | 007000h to 007FFFh     |
|           | SA6    | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 1               | 0               | X               | 8/4                                | 00C000h to 00DFFFh    | 006000h to 006FFFh     |
|           | SA5    | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 0               | 1               | X               | 8/4                                | 00A000h to 00BFFFh    | 005000h to 005FFFh     |
|           | SA4    | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 0               | 0               | X               | 8/4                                | 008000h to 009FFFh    | 004000h to 004FFFh     |
|           | SA3    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 1               | X               | 8/4                                | 006000h to 007FFFh    | 003000h to 003FFFh     |
|           | SA2    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 0               | X               | 8/4                                | 004000h to 005FFFh    | 002000h to 002FFFh     |
|           | SA1    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               | X               | 8/4                                | 002000h to 003FFFh    | 001000h to 001FFFh     |
| SA0       | 0      | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | X               | 8/4             | 000000h to 001FFFh                 | 000000h to 000FFFh    |                        |

Note : The address range is A<sub>20</sub> : A<sub>-1</sub> if in byte mode ( $\overline{\text{BYTE}} = V_{\text{IL}}$ ) .  
 The address range is A<sub>20</sub> : A<sub>0</sub> if in word mode ( $\overline{\text{BYTE}} = V_{\text{IH}}$ ) .

# MBM29DL34TF/BF<sub>70</sub>

**Sector Group Addresses Table (MBM29DL34TF)**

| Sector group | A <sub>20</sub> | A <sub>19</sub> | A <sub>18</sub> | A <sub>17</sub> | A <sub>16</sub> | A <sub>15</sub> | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | Sectors      |
|--------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--------------|
| SGA0         | 0               | 0               | 0               | 0               | 0               | 0               | X               | X               | X               | SA0          |
| SGA1         | 0               | 0               | 0               | 0               | 0               | 1               | X               | X               | X               | SA1 to SA3   |
|              |                 |                 |                 |                 | 1               | 0               |                 |                 |                 |              |
|              |                 |                 |                 |                 | 1               | 1               |                 |                 |                 |              |
| SGA2         | 0               | 0               | 0               | 1               | X               | X               | X               | X               | X               | SA4 to SA7   |
| SGA3         | 0               | 0               | 1               | 0               | X               | X               | X               | X               | X               | SA8 to SA11  |
| SGA4         | 0               | 0               | 1               | 1               | X               | X               | X               | X               | X               | SA12 to SA15 |
| SGA5         | 0               | 1               | 0               | 0               | X               | X               | X               | X               | X               | SA16 to SA19 |
| SGA6         | 0               | 1               | 0               | 1               | X               | X               | X               | X               | X               | SA20 to SA23 |
| SGA7         | 0               | 1               | 1               | 0               | X               | X               | X               | X               | X               | SA24 to SA27 |
| SGA8         | 0               | 1               | 1               | 1               | X               | X               | X               | X               | X               | SA28 to SA31 |
| SGA9         | 1               | 0               | 0               | 0               | X               | X               | X               | X               | X               | SA32 to SA35 |
| SGA10        | 1               | 0               | 0               | 1               | X               | X               | X               | X               | X               | SA36 to SA39 |
| SGA11        | 1               | 0               | 1               | 0               | X               | X               | X               | X               | X               | SA40 to SA43 |
| SGA12        | 1               | 0               | 1               | 1               | X               | X               | X               | X               | X               | SA44 to SA47 |
| SGA13        | 1               | 1               | 0               | 0               | X               | X               | X               | X               | X               | SA48 to SA51 |
| SGA14        | 1               | 1               | 0               | 1               | X               | X               | X               | X               | X               | SA52 to SA55 |
| SGA15        | 1               | 1               | 1               | 0               | X               | X               | X               | X               | X               | SA56 to SA59 |
| SGA16        | 1               | 1               | 1               | 1               | 0               | 0               | X               | X               | X               | SA60 to SA62 |
|              |                 |                 |                 |                 | 0               | 1               |                 |                 |                 |              |
|              |                 |                 |                 |                 | 1               | 0               |                 |                 |                 |              |
| SGA17        | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 0               | 0               | SA63         |
| SGA18        | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 0               | 1               | SA64         |
| SGA19        | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 1               | 0               | SA65         |
| SGA20        | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 1               | 1               | SA66         |
| SGA21        | 1               | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 0               | SA67         |
| SGA22        | 1               | 1               | 1               | 1               | 1               | 1               | 1               | 0               | 1               | SA68         |
| SGA23        | 1               | 1               | 1               | 1               | 1               | 1               | 1               | 1               | 0               | SA69         |
| SGA24        | 1               | 1               | 1               | 1               | 1               | 1               | 1               | 1               | 1               | SA70         |

**Sector Group Addresses Table (MBM29DL34BF)**

| Sector group | A <sub>20</sub> | A <sub>19</sub> | A <sub>18</sub> | A <sub>17</sub> | A <sub>16</sub> | A <sub>15</sub> | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | Sectors      |
|--------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--------------|
| SGA0         | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | SA0          |
| SGA1         | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               | SA1          |
| SGA2         | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 0               | SA2          |
| SGA3         | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 1               | SA3          |
| SGA4         | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 0               | 0               | SA4          |
| SGA5         | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 0               | 1               | SA5          |
| SGA6         | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 1               | 0               | SA6          |
| SGA7         | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 1               | 1               | SA7          |
| SGA8         | 0               | 0               | 0               | 0               | 0               | 1               | X               | X               | X               | SA8 to SA10  |
|              |                 |                 |                 |                 | 1               | 0               |                 |                 |                 |              |
|              |                 |                 |                 |                 | 1               | 1               |                 |                 |                 |              |
| SGA9         | 0               | 0               | 0               | 1               | X               | X               | X               | X               | X               | SA11 to SA14 |
| SGA10        | 0               | 0               | 1               | 0               | X               | X               | X               | X               | X               | SA15 to SA18 |
| SGA11        | 0               | 0               | 1               | 1               | X               | X               | X               | X               | X               | SA19 to SA22 |
| SGA12        | 0               | 1               | 0               | 0               | X               | X               | X               | X               | X               | SA23 to SA26 |
| SGA13        | 0               | 1               | 0               | 1               | X               | X               | X               | X               | X               | SA27 to SA30 |
| SGA14        | 0               | 1               | 1               | 0               | X               | X               | X               | X               | X               | SA31 to SA34 |
| SGA15        | 0               | 1               | 1               | 1               | X               | X               | X               | X               | X               | SA35 to SA38 |
| SGA16        | 1               | 0               | 0               | 0               | X               | X               | X               | X               | X               | SA39 to SA42 |
| SGA17        | 1               | 0               | 0               | 1               | X               | X               | X               | X               | X               | SA43 to SA46 |
| SGA18        | 1               | 0               | 1               | 0               | X               | X               | X               | X               | X               | SA47 to SA50 |
| SGA19        | 1               | 0               | 1               | 1               | X               | X               | X               | X               | X               | SA51 to SA54 |
| SGA20        | 1               | 1               | 0               | 0               | X               | X               | X               | X               | X               | SA55 to SA58 |
| SGA21        | 1               | 1               | 0               | 1               | X               | X               | X               | X               | X               | SA59 to SA62 |
| SGA22        | 1               | 1               | 1               | 0               | X               | X               | X               | X               | X               | SA63 to SA66 |
| SGA23        | 1               | 1               | 1               | 1               | 0               | 0               | X               | X               | X               | SA67 to SA69 |
|              |                 |                 |                 |                 | 0               | 1               |                 |                 |                 |              |
|              |                 |                 |                 |                 | 1               | 0               |                 |                 |                 |              |
| SGA24        | 1               | 1               | 1               | 1               | 1               | 1               | X               | X               | X               | SA70         |

# MBM29DL34TF/BF<sub>70</sub>

**Common Flash Memory Interface Code Table**

| Description   | A <sub>6</sub> to A <sub>0</sub> | DQ <sub>15</sub> to DQ <sub>0</sub> |
|---|----------------------------------|-------------------------------------|
| Query-unique ASCII string "QRY"   | 10h<br>11h<br>12h                | 0051h<br>0052h<br>0059h             |
| Primary OEM Command Set<br>02h : AMD/FJ standard type   | 13h<br>14h                       | 0002h<br>0000h                      |
| Address for Primary Extended Table  | 15h<br>16h                       | 0040h<br>0000h                      |
| Alternate OEM Command Set<br>(00h = not applicable)   | 17h<br>18h                       | 0000h<br>0000h                      |
| Address for Alternate OEM Extended Table  | 19h<br>1Ah                       | 0000h<br>0000h                      |
| V <sub>CC</sub> Min (write/erase) DQ <sub>7</sub> to DQ <sub>4</sub> : 1 V, DQ <sub>3</sub> to DQ <sub>0</sub> : 100 mV | 1Bh                              | 0027h                               |
| V <sub>CC</sub> Max (write/erase) DQ <sub>7</sub> to DQ <sub>4</sub> : 1 V, DQ <sub>3</sub> to DQ <sub>0</sub> : 100 mV | 1Ch                              | 0036h                               |
| V <sub>PP</sub> Min voltage   | 1Dh                              | 0000h                               |
| V <sub>PP</sub> Max voltage   | 1Eh                              | 0000h                               |
| Typical timeout per single byte/word write 2 <sup>N</sup> μs  | 1Fh                              | 0004h                               |
| Typical timeout for Min size buffer write 2 <sup>N</sup> μs   | 20h                              | 0000h                               |
| Typical timeout per individual sector erase 2 <sup>N</sup> ms   | 21h                              | 000Ah                               |
| Typical timeout for full chip erase 2 <sup>N</sup> ms   | 22h                              | 0000h                               |
| Max timeout for byte/word write 2 <sup>N</sup> times typical  | 23h                              | 0005h                               |
| Max timeout for buffer write 2 <sup>N</sup> times typical   | 24h                              | 0000h                               |
| Max timeout per individual sector erase 2 <sup>N</sup> times typical  | 25h                              | 0004h                               |
| Max timeout for full chip erase 2 <sup>N</sup> times typical  | 26h                              | 0000h                               |
| Device Size = 2 <sup>N</sup> byte   | 27h                              | 0016h                               |
| 02h : Supports ×8 and ×16 via $\overline{\text{BYTE}}$ with asynchronous interface.                                     | 28h<br>29h                       | 0002h<br>0000h                      |
| Max number of bytes in multi-byte write = 2 <sup>N</sup>  | 2Ah<br>2Bh                       | 0000h<br>0000h                      |
| Number of Erase Block Regions within device   | 2Ch                              | 0002h                               |
| Erase Block Region 1 Information<br>bit 0 to 15 : y = number of sectors<br>bit 16 to 31 : z = size<br>(z × 256 bytes)   | 2Dh<br>2Eh<br>2Fh<br>30h         | 0007h<br>0000h<br>0020h<br>0000h    |
| Erase Block Region 2 Information<br>bit 0 to 15 : y = number of sectors<br>bit 16 to 31 : z = size<br>(z × 256 bytes)   | 31h<br>32h<br>33h<br>34h         | 003Eh<br>0000h<br>0000h<br>0001h    |
| Query-unique ASCII string "PRI"   | 40h<br>41h<br>42h                | 0050h<br>0052h<br>0049h             |
| Major version number, ASCII   | 43h                              | 0031h                               |

(Continued)

(Continued)

| Description   | A <sub>6</sub> to A <sub>0</sub> | DQ <sub>15</sub> to DQ <sub>0</sub> |
|---|----------------------------------|-------------------------------------|
| Minor version number, ASCII   | 44h                              | 0033h                               |
| Address Sensitive Unlock (DQ <sub>1</sub> , DQ <sub>0</sub> )<br>00h = Required<br>Silicon Revision Number (DQ <sub>7</sub> to DQ <sub>2</sub> )                | 45h                              | 0000h                               |
| Erase Suspend<br>02h = To Read & Write  | 46h                              | 0002h                               |
| Sector Protection<br>00h = Not Supported<br>X = Number of sectors per group   | 47h                              | 0001h                               |
| Sector Temporary Unprotection<br>01h = Supported  | 48h                              | 0001h                               |
| Sector Protection Algorithm   | 49h                              | 0004h                               |
| Dual Operation<br>00h = Not Supported<br>X = Total number of sectors in all banks except Bank 1   | 4Ah                              | 0030h                               |
| Burst Mode Type<br>00h = Not Supported  | 4Bh                              | 0000h                               |
| Page Mode Type<br>00h = Not Supported   | 4Ch                              | 0000h                               |
| V <sub>ACC</sub> (Acceleration) Supply Minimum<br>00h = Not Supported,<br>DQ <sub>7</sub> to DQ <sub>4</sub> : 1 V, DQ <sub>3</sub> to DQ <sub>0</sub> : 100 mV | 4Dh                              | 0085h                               |
| V <sub>ACC</sub> (Acceleration) Supply Maximum<br>00h = Not Supported,<br>DQ <sub>7</sub> to DQ <sub>4</sub> : 1 V, DQ <sub>3</sub> to DQ <sub>0</sub> : 100 mV | 4Eh                              | 0095h                               |
| Boot Type<br>02h = MBM29DL34BF<br>03h = MBM29DL34TF   | 4Fh                              | 00XXh                               |
| Program Suspend<br>01h = Supported  | 50h                              | 0001h                               |
| Bank Organization<br>00h = If data at 4Ah is zero.<br>X = Number of Banks   | 57h                              | 0004h                               |
| Bank A Region Information<br>X = Number of sectors in Bank A  | 58h                              | 000Fh                               |
| Bank B Region Information<br>X = Number of sectors in Bank B  | 59h                              | 0018h                               |
| Bank C Region Information<br>X = Number of sectors in Bank C  | 5Ah                              | 0018h                               |
| Bank D Region Information<br>X = Number of sectors in Bank D  | 5Bh                              | 0008h                               |

## ■ FUNCTIONAL DESCRIPTION

### 1. Simultaneous Operation

The device features functions that enable reading of data from one memory bank while a program or erase operation is in progress in the other memory bank (simultaneous operation) , in addition to conventional features (read, program, erase, erase-suspend read, and erase-suspend program) . The bank can be selected by bank address ( $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ) with zero latency. The device consists of the following two banks :

Bank 1 :  $8 \times 8$  KB and  $63 \times 64$  KB; Bank 2 :  $48 \times 64$  KB.

The device can execute simultaneous operations between Bank 1 and Bank 2. The simultaneous operation cannot execute multi-function mode in the same bank. "Simultaneous Operation Table" shows the possible combinations for simultaneous operation. (Refer to "8 Bank-to-Bank Read / write Timing Diagram" in ■TIMING DIAGRAM.

**Simultaneous Operation Table**

| Case | Bank 1 status   | Bank 2 status   |
|------|-----------------|-----------------|
| 1    | Read Mode       | Read Mode       |
| 2    | Read Mode       | Autoselect Mode |
| 3    | Read Mode       | Program Mode    |
| 4    | Read Mode       | Erase Mode *    |
| 5    | Autoselect Mode | Read Mode       |
| 6    | Program Mode    | Read Mode       |
| 7    | Erase Mode *    | Read Mode       |

\* : By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. The Bank consists of 4 banks, Bank A, Bank B, Bank C and Bank D. Bank Address (BA) means to specify each of the Banks.

### 2. Standby Mode

There are two ways to implement the standby mode on the device, one using both the  $\overline{CE}$  and  $\overline{RESET}$  pins, and the other via the  $\overline{RESET}$  pin only.

When using both pins, CMOS standby mode is achieved with  $\overline{CE}$  and  $\overline{RESET}$  inputs both held at  $V_{CC} \pm 0.3$  V. Under this condition the current consumed is less than 5  $\mu$ A Max. During Embedded Algorithm operation,  $V_{CC}$  active current ( $I_{CC2}$ ) is required even when  $\overline{CE} = "H"$ . The device can be read with standard access time ( $t_{CE}$ ) from either of these standby modes.

When using the  $\overline{RESET}$  pin only, CMOS standby mode is achieved with  $\overline{RESET}$  input held at  $V_{SS} \pm 0.3$  V ( $\overline{CE} = "H"$  or  $"L"$ ) . Under this condition the current consumed is less than 5  $\mu$ A Max. Once the  $\overline{RESET}$  pin is set high, the device requires  $t_{RH}$  of wake up time for output to be valid for read access.

During standby mode, the output is in the high impedance state, regardless of the  $\overline{OE}$  input.

### 3. Automatic Sleep Mode

Automatic sleep mode works to restrain power consumption during read-out of device data. It can be useful in applications such as handy terminal, which requests low power consumption.

To activate this mode, the devices automatically switch themselves to low power mode when the devices addresses remain stable after 150 ns from data valid. It is not necessary to control  $\overline{CE}$ ,  $\overline{WE}$ , and  $\overline{OE}$  in this mode. Under the mode, the current consumed is typically 1  $\mu$ A (CMOS Level) .

During simultaneous operation,  $V_{CC}$  active current ( $I_{CC2}$ ) is required.

Since the data are latched during this mode, the data are continuously read out. If the addresses are changed, the mode is automatically canceled and the devices read out the data for changed addresses.

### 4. Autoselect

The autoselect mode allows reading out of a binary code and identifies its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be



programmed with its corresponding programming algorithm.

To activate this mode, the programming equipment must force  $V_{ID}$  on address pin  $A_9$ . Two identifier bytes may then be sequenced from the devices outputs by toggling address  $A_0$  from  $V_{IL}$  to  $V_{IH}$ . All addresses can be either High or Low except  $A_0$ ,  $A_1$ ,  $A_2$ ,  $A_3$ , and  $A_6$  ( $A_{-1}$ ). (See “MBM29DL34TF/BF User Bus Operations Tables ( $\overline{BYTE} = V_{IH}$  and  $\overline{BYTE} = V_{IL}$ )” in ■ DEVICE BUS OPERATION.)

The manufacturer and device codes may also be read via the command register, for instances when the device is erased or programmed in a system without access to high voltage on the  $A_9$  pin. The command sequence is illustrated in “MBM29DL34TF/BF Command Definitions Table” (■ DEVICE BUS OPERATION). (Refer to “2. Autoselect Command” in ■ COMMAND DIFINITIONS.)

In Word mode, a read cycle from address 00h returns the manufacturer’s code (Fujitsu = 04h) . A read cycle at address 01h outputs device code (MBM29DL34TF=2250h, MBM29DL34BF=2253h). Notice that the above applies to Word mode; the addresses and codes differ from those of Byte mode (Refer to “MBM29DL34TF/BF Sector Group Protection Verify Autoselect Codes Tables” and “MBM29DL34TF/BF Extended Autoselect Code Tables” in ■ DEVICE BUS OPERATION.) .

## 5. Read Mode

The device has two control functions required to obtain data at the outputs.  $\overline{CE}$  is the power control and used for a device selection.  $\overline{OE}$  is the output control and used to gate data to the output pins .

Address access time ( $t_{ACC}$ ) is equal to the delay from stable addresses to valid output data. The chip enable access time ( $t_{CE}$ ) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. (Assuming the addresses have been stable for at least  $t_{ACC-TOE}$  time.) When reading out a data without changing addresses after power-up, input hardware reset or to change  $\overline{CE}$  pin from “H” or “L”

## 6. Output Disable

With the  $\overline{OE}$  input at a logic high level ( $V_{IH}$ ) , output from the devices are disabled. This will cause the output pins to be in a high impedance state.

## 7. Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the device function.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to  $V_{IL}$ , while  $\overline{CE}$  is at  $V_{IL}$  and  $\overline{OE}$  is at  $V_{IH}$ . Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever starts later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever starts first. Standard microprocessor write timings are used.

## 8. Sector Group Protection

The devices feature hardware sector group protection. This feature will disable both program and erase operations in any combination of twenty five sector groups of memory. (See “Sector Group Addresses Tables (MBM29DL34TF/BF)” in ■ SECTOR-ERASE ARCHITECTURE) . The user’s side can use the sector group protection using programming equipment. The device is shipped with all sector groups that are unprotected.

To activate it, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  and control pin  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$  and  $A_6 = A_3 = A_2 = A_0 = V_{IL}$ ,  $A_1 = V_{IH}$ . The sector group addresses ( $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) should be set to the sector to be protected. “Sector Address Tables (MBM29DL34TF/BF)” in ■ SECTOR-ERASE ARCHITECTURE define the sector address for each of the seventy one (71) individual sectors, and “Sector Group Addresses Tables (MBM29DL34TF/BF)” in ■ SECTOR-ERASE ARCHITECTURE define the sector group address for each of the twenty five (25) individual group sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the rising edge of the same. Sector group addresses must be held constant during the  $\overline{WE}$  pulse. See “15. Sector Group Protection Timing Diagram” in ■ TIMING DIAGRAM and “5. Sector Group Protection Algorithm” in ■ FLOW CHART for sector group protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$

# MBM29DL34TF/BF<sub>70</sub>

with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector group addresses ( $A_{20}, A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$ , and  $A_{12}$ ) while  $(A_6, A_3, A_2, A_1, A_0) = (0, 0, 0, 1, 0)$  will produce a logic “1” code at device output  $DQ_0$  for a protected sector. Otherwise the device will produce “0” for unprotected sector. In this mode, the lower order addresses, except for  $A_6, A_1$ , and  $A_0$  can be either High or Low. Address locations with  $A_1 = V_{IL}$  are reserved for Autoselect manufacturer and device codes.  $A_{-1}$  requires to apply to  $V_{IL}$  on Byte mode.

It is also possible to determine if a sector group is protected in the system by writing an Autoselect command. Performing a read operation at the address location  $XX02h$ , where the higher order addresses ( $A_{20}, A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$ , and  $A_{12}$ ) are the desired sector group address will produce a logic “1” at  $DQ_0$  for a protected sector group. See “MBM29DL34TF/BF Sector Group Protection Verify Autoselect Codes Tables” and “MBM29DL34TF/BF Extended Autoselect Code Tables” in ■ DEVICE BUS OPERATION for Autoselect codes.

## 9. Temporary Sector Group Unprotection

This feature allows temporary unprotection of previously protected sector groups of the devices in order to change data. The Sector Group Unprotection mode is activated by setting the  $\overline{RESET}$  pin to high voltage ( $V_{ID}$ ). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the  $V_{ID}$  is taken away from the  $\overline{RESET}$  pin, all the previously protected sector groups will be protected again. Refer to “16. Temporary Sector Group Unprotection Timing Diagram” in ■ TIMING DIAGRAM and “6. Temporary Sector Group Unprotection Algorithm” in ■ FLOW CHART.

## 10. Hardware RESET

The devices may be reset by driving the  $\overline{RESET}$  pin to  $V_{IL}$  from  $V_{IH}$ . The  $\overline{RESET}$  pin has a pulse requirement and has to be kept low ( $V_{IL}$ ) for at least “ $t_{RP}$ ” in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode “ $t_{READY}$ ” after the  $\overline{RESET}$  pin is driven low. Furthermore, once the  $\overline{RESET}$  pin goes high, the devices require an additional “ $t_{RH}$ ” before it will allow read access. When the  $\overline{RESET}$  pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted.

Please note that the  $R\overline{Y}/\overline{B\overline{Y}}$  output signal should be ignored during the  $\overline{RESET}$  pulse. See “11.  $\overline{RESET}$ ,  $R\overline{Y}/\overline{B\overline{Y}}$  Timing Diagram” in ■ TIMING DIAGRAM for the timing diagram. Refer to “9. Temporary Sector Group Unprotection” for additional functionality.

## 11. Byte/Word Configuration

The  $\overline{B\overline{Y}\overline{T}\overline{E}}$  pin selects the Byte (8-bit) mode or Word (16-bit) mode for the MBM29DL34TF/BF devices. When this pin is driven high, the devices operate in the Word (16-bit) mode. The data is read and programmed at  $DQ_0$  to  $DQ_{15}$ . When this pin is driven low, the devices operate in Byte (8-bit) mode. Under this mode, the  $DQ_{15}/A_{-1}$  pin becomes the lowest address bit and  $DQ_8$  to  $DQ_{14}$  bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at  $DQ_0$  to  $DQ_7$  and the  $DQ_8$  to  $DQ_{15}$  bits are ignored. Refer to “12. Timing Diagram for Word Mode Configuration”, “13. Timing Diagram for Byte Mode Configuration” and “14.  $\overline{B\overline{Y}\overline{T}\overline{E}}$  Timing Diagram for Write Operations” in ■ TIMING DIAGRAM for the timing diagram.

## 12. Boot Block Sector Protection

The Write Protection function provides a hardware method of protecting certain boot sectors without using  $V_{ID}$ . This function is one of two provided by the  $\overline{WP}/\overline{ACC}$  pin.

If the system asserts  $V_{IL}$  on the  $\overline{WP}/\overline{ACC}$  pin, the device disables program and erase functions in the two “outermost” 8 K byte boot sectors independently of whether those sectors were protected or unprotected using the method described in “Sector Group Protection”. The two outermost 8 K byte boot sectors are the two sectors containing the lowest addresses in a bottom-boot-configured device, or the two sectors containing the highest addresses in a top-boot-configured device.

(MBM29DL34TF : SA69 and SA70, MBM29DL34BF : SA0 and SA1)

If the system asserts  $V_{IH}$  on the  $\overline{WP}/\overline{ACC}$  pin, the device reverts to whether the two outermost 8 K byte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two

sectors depends on whether they were last protected or unprotected using the method described in “Sector Group Protection”.

### 13. Accelerated Program Operation

The device offers accelerated program operation which enables the programming in high speed. If the system asserts  $V_{ACC}$  to the  $\overline{WP}/ACC$  pin, the device automatically enters the acceleration mode and the time required for program operation will reduce to about 60%. This function is primarily intended to allow high speed programming, so caution is needed as the sector group become temporarily unprotected.

The system would use a fast program command sequence when programming during acceleration mode. Set command to fast mode and reset command from fast mode are not necessary. When the device enters the acceleration mode, the device automatically set to fast mode. Therefore, the present sequence could be used for programming and detection of completion during acceleration mode.

Removing  $V_{ACC}$  from the  $\overline{WP}/ACC$  pin returns the device to normal operation. Do not remove  $V_{ACC}$  from  $\overline{WP}/ACC$  pin while programming. See “18. Accelerated Program Timing Diagram” in ■ TIMING DIAGRAM. Erase operation at Acceleration mode is strictly prohibited.

## ■ COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Some commands are required Bank Address (BA) input. When command sequences are inputted to bank being read, the commands have priority than reading. “MBM29DL34TF/BF Command Definitions Table” in ■ DEVICE BUS OPERATION defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Also the Program Suspend (B0h) and Program Resume (30h) commands are valid only while the Program operation is in progress. Moreover both Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands must be asserted to DQ<sub>7</sub> to DQ<sub>0</sub> and DQ<sub>8</sub> to DQ<sub>15</sub> bits are ignored.

### 1. Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits (DQ<sub>5</sub> = 1) to Read mode, the Reset operation is initiated by writing the Reset command sequence into the command register. The device remains enabled for reads until the command register contents are altered.

The device will automatically be in the reset state after power-up. In this case, a command sequence is not required to read data.

### 2. Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. Therefore, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, applying high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

The Autoselect command sequence is initiated by writing two unlock cycles. This is followed by a third write cycle that contains the bank address (BA) and the Autoselect command. Then the manufacture and device codes can be read from the bank, and an actual data of memory cell can be read from the another bank.

Following the command write, in Word mode, a read cycle from address (BA) 00h returns the manufacturer's code (Fujitsu = 04h) . A read cycle at address (BA) 01h outputs device code. Notice that the above applies to Word mode. The addresses and codes differ from those of Byte mode. (Refer to “MBM29DL34TF/BF Sector Group Protection Verify Autoselect Codes Tables” and “MBM29DL34TF/BF Extended Autoselect Code Tables” in ■ DEVICE BUS OPERATION.)

All manufacturer and device codes will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. Sector state (protection or unprotection) will be informed by address (BA) 02h for ×16 ( (BA) 04h for ×8). Scanning the sector group addresses (A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) while (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0) will produce a logic “1” at device output DQ<sub>0</sub> for a protected sector group. The programming verification should be performed by verify sector group protection on the protected sector. (See “MBM29DL34TF/BF Sector Group Protection Verify Autoselect Codes Tables” and “MBM29DL34TF/BF Extended Autoselect Code Tables” in ■ DEVICE BUS OPERATION.)

The manufacture and device codes can be allowed reading from selected bank. To read the manufacture and device codes and sector protection status from non-selected bank, it is necessary to write Read/Reset command sequence into the register and then Autoselect command should be written into the bank to be read.

If the software (program code) for Autoselect command is stored into the Flash memory, the device and manufacture codes should be read from the other bank where is not contain the software.

To terminate the operation, it is necessary to write the Reset command sequence into the register. To execute the Autoselect command during the operation, Reset command must be written before the Autoselect command.

### 3. Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two “unlock” write cycles. These are followed by the program set-up command and data

write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The system can determine the status of the program operation by using  $DQ_7$  ( $\overline{\text{Data Polling}}$ ),  $DQ_6$  (Toggle Bit), or RY/BY. The  $\overline{\text{Data Polling}}$  and Toggle Bit must be performed at the memory location which is being programmed.

The programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance. Hence,  $\overline{\text{Data Polling}}$  requires the same address which is being programmed.

If hardware reset occurs during the programming operation, the data being written is not guaranteed.

Programming is allowed in any address sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may result in either failure condition or an apparent success according to the data polling algorithm. But a read from Reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Note that attempting to program a "1" over "0" will result in programming failure. This precaution is the same with Fujitsu standard NOR devices. "1. Embedded Program™ Algorithm" in ■ FLOW CHART illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

## 4. Program Suspend/Resume

The Program Suspend command allows the system to interrupt a program operation so that data can be read from any address. Writing the Program Suspend command (B0h) during the Embedded Program operation immediately suspends the programming. The Program Suspend command can also be issued during a programming operation while an erase is suspended. The bank addresses of sector being programmed should be set when writing the Program Suspend command.

When the Program Suspend command is written during a programming process, the device halts the program operation within 1  $\mu\text{s}$  and updates the status bits.

After the program operation has been suspended, the system can read data from any address. The data at program-suspended address is not valid. Normal read timing and command definitions apply.

After the Program Resume command (30h) is written, the device reverts to programming. The bank addresses of sectors being suspended should be set when writing the Program Resume command. The system can determine the status of the program operation using the  $DQ_7$  or  $DQ_6$  status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system also writes Autoselect command sequence in the Program Suspend mode. The device allows reading autoselect codes at the addresses within programming sectors, since the codes are not stored in the memory. When the device exits from the Autoselect mode, the device reverts to the Program Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Program Resume command (address bits are "Bank Address") to exit from the Program Suspend mode and continue programming operation. Further writes of the Resume command are ignored. Another Program Suspend command can be written after the device resumes programming.

## 5. Chip Erase

Chip erase is a six bus cycle operation. It begins two "unlock" write cycles followed by writing the "set-up" command, and two "unlock" write cycles followed by the chip erase command which invokes the Embedded Erase algorithm.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm the devices will automatically program and verify the entire memory for an all zero data pattern prior

to electrical erase (Preprogram function) . The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ<sub>7</sub> ( $\overline{\text{Data}}$  Polling) , DQ<sub>6</sub> (Toggle Bit) ,DQ<sub>2</sub> (Toggle Bit II) , or RY/ $\overline{\text{BY}}$  output signal. The chip erase begins on the rising edge of the last  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever happens first from last command sequence and completes when the data on DQ<sub>7</sub> is “1” (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time = Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

“2. Embedded Erase™ Algorithm” in ■ FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

## 6. Sector Erase

Sector erase is a six bus cycle operation. There are two “unlock” write cycles. These are followed by writing the “set-up” command. Two more “unlock” write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  whichever happens later, while the command (Data = 30h) is latched on the rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  which happens first. After time-out of “t<sub>row</sub>” from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations. This sequence is followed by writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than Erase Time-out time (t<sub>row</sub>). Otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be reoccur after the last Sector Erase command is written. A time-out of “t<sub>row</sub>” from the rising edge of last  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever happens first, will initiate the execution of the Sector Erase command (s) . If another falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever happens first occurs within the “t<sub>row</sub>” time-out window the timer is reset. (Monitor DQ<sub>3</sub> to determine if the sector erase timer window is still open, see “16. DQ<sub>3</sub> Sector Erase Timer”.) Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to “12. Write Operation Status” for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 38) .

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector (s) to be erased prior to electrical erase using the Embedded Erase algorithm. When erasing a sector or sectors, the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ<sub>7</sub> ( $\overline{\text{Data}}$  Polling) , DQ<sub>6</sub> (Toggle Bit) , or RY/ $\overline{\text{BY}}$ .

The sector erase begins after the “t<sub>row</sub>” time out from the rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  whichever happens first for the last sector erase command pulse and completes when the data on DQ<sub>7</sub> is “1” (See “12. Write Operation Status”.) at which time the devices return to the read mode.  $\overline{\text{Data}}$  polling and Toggle Bit must be performed at an address within any of the sectors being erased.

Multiple Sector Erase Time = [Sector Erase Time + Sector Program Time (Preprogramming) ] × Number of Sector Erase

In case of multiple sector erase across bank boundaries, a read from bank (read-while-erase) can not perform.

“2. Embedded Erase™ Algorithm” in ■ FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

## 7. Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform read or program to a sector not being erased. This command is applicable ONLY during the Sector Erase operation within the time-out period for sector erase. Writing the Erase Suspend command (B0h) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command (30h) resumes the erase operation. The bank addresses of sector being erasing or suspending should be set when writing the Erase Suspend or Erase Resume command.



When the Erase Suspend command is written during the Sector Erase operation, the devices take maximum of “ $t_{SPD}$ ” to suspend the erase operation. When the devices have entered the erase-suspended mode, the  $\overline{RY}/\overline{BY}$  output pin will be at High-Z and the  $DQ_7$  bit will be at logic “1”, and  $DQ_6$  will stop toggling. The user must use the address of the erasing sector for reading  $DQ_6$  and  $DQ_7$  to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode, except that the data must be read from sectors that have not been erase-suspended. Reading successively from the erase-suspended sector while the device is in the erase-suspend-read mode will cause  $DQ_2$  to toggle. (See “17.  $DQ_2$ ”.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, it is the same as programming in the regular Program mode, except that the data must be programmed to sectors that are not erase-suspended. Reading successively from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause  $DQ_2$  to toggle. The end of the erase-suspended Program operation is detected by the  $\overline{RY}/\overline{BY}$  output pin,  $\overline{Data}$  polling of  $DQ_7$  or by the Toggle Bit I ( $DQ_6$ ) which is the same as the regular Program operation. Note that  $DQ_7$  must be read from the Program address while  $DQ_6$  can be read from any address within bank being erase-suspended.

To resume the operation of Sector Erase, the Resume command (30h) should be written to the bank being erase suspended. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

## 8. Extended Command

### (1) Fast Mode Set/Reset

The device has Fast Mode function. It dispenses with the initial two unlock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming consists of two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, write Fast Mode Reset command into the command register. The first cycle must contain the bank address. (Refer to “8. Embedded Program™ Algorithm for Fast Mode” in ■ FLOW CHART.) The  $V_{CC}$  active current is required even  $\overline{CE} = V_{IH}$  during Fast Mode.

### (2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD) . (Refer to “8. Embedded Program™ Algorithm for Fast Mode” in ■ FLOW CHART.)

### (3) Extended Sector Group Protection

In addition to normal sector group protection, the device has Extended Sector Group Protection as extended function. This function enables to protect sector group by forcing  $V_{ID}$  on  $\overline{RESET}$  pin and write a command sequence. Unlike conventional procedures, it is not necessary to force  $V_{ID}$  and control timing for control pins. The only  $\overline{RESET}$  pin requires  $V_{ID}$  for sector group protection in this mode. The extended sector group protection requires  $V_{ID}$  on  $\overline{RESET}$  pin. With this condition, the operation is initiated by writing the set-up command (60h) into the command register. Then, the sector group addresses pins ( $A_{20}, A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$  and  $A_{12}$ ) and ( $A_6, A_3, A_2, A_1, A_0$ ) = (0, 0, 0, 1, 0) should be set to the sector group to be protected (set  $V_{IL}$  for the other addresses pins is recommended) , and write extended sector group protection command (60h) . A sector group is typically protected in 250  $\mu$ s. To verify programming of the protection circuitry, the sector group addresses pins ( $A_{20}, A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$  and  $A_{12}$ ) and ( $A_6, A_3, A_2, A_1, A_0$ ) = (0, 0, 0, 1, 0) should be set and write a command (40h) . Following the command write, a logic “1” at device output  $DQ_0$  will produce for protected sector in the read operation. If the output data is logic “0”, write extended sector group protection command (60h) again. To terminate the operation, set  $\overline{RESET}$  pin to  $V_{IH}$ . (Refer to “17. Extended Sector Group Protection Timing Diagram” in ■ TIMING DIAGRAM and “7. Extended Sector Group Protection Algorithm” in ■ FLOW CHART.)

## (4) Query Command (CFI : Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to Common Flash memory Interface code.

The operation is initiated by writing the query command (98h) into the command register. The bank address should be set when writing this command. Then the device information can be read from the bank, and an actual data of memory cell be read from the another bank. Following the command write, a read cycle from specific address retrieves device information. Please note that output data of upper byte (DQ<sub>15</sub> to DQ<sub>8</sub>) is "0" in Word mode (16 bit) read. Refer to the Common Flash memory Interface code table. To terminate operation, it is necessary to write the Reset command sequence into the register. (See "Common Flash Memory Interface Code Table" in ■ SECTOR-ERASE ARCHITECTURE.)

## 9. HiddenROM Region

The HiddenROM feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the HiddenROM region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The HiddenROM region is 256 bytes in length and is stored at the same address of the 8 KB sectors. The MBM29DL34TF occupies the address of the byte mode 3FE000h to 3FE0FFh (word mode 1FF000h to 1FF07Fh) and the MBM29DL34BF type occupies the address of the byte mode 000000h to 0000FFh (word mode 000000h to 00007Fh) . After the system writes the Enter HiddenROM command sequence, it may read the HiddenROM region by using the addresses normally occupied by the boot sectors. That is, the device sends all commands that would normally be sent to the boot sectors to the HiddenROM region. This mode of operation continues until the system issues the Exit HiddenROM command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the boot sectors.

## 10. HiddenROM Entry Command

The device has a HiddenROM area with one time protect function. This area is to enter the security code and to enable the change of the code once set. Programming is allowed in this area until it is protected. However, once it gets protected, it is impossible to unprotect. Therefore, extreme caution is required.

The HiddenROM area is 256 bytes. This area is normally the "outermost" 8 Kbyte boot block area in Bank 1. Therefore, write the HiddenROM entry command sequence to enter the HiddenROM area. It is called HiddenROM mode when the HiddenROM area appears.

Sectors other than the boot block area SA0 can be read during HiddenROM mode. Read/program of the HiddenROM area is possible during HiddenROM mode. Write the HiddenROM reset command sequence to exit the HiddenROM mode. The bank address of the HiddenROM should be set on the third cycle of this reset command sequence.

In HiddenROM mode, the simultaneous operation cannot be executed multi-function mode between the HiddenROM area and the Bank 1.

## 11. HiddenROM Program Command

To program the data to the HiddenROM area, write the HiddenROM program command sequence during HiddenROM mode. This command is the same as the usual program command, except that it needs to write the command during HiddenROM mode. Therefore the detection of completion method is the same as in the past, using the DQ<sub>7</sub> data pooling, DQ<sub>6</sub> toggle bit and RY/ $\overline{\text{BY}}$  pin. You should pay attention to the address to be programmed. If an address not in the HiddenROM area is selected, the previous data will be deleted.

## 12. HiddenROM Protect Command

There are two methods to protect the HiddenROM area. One is to write the sector group protect setup command (60h) , set the sector address in the HiddenROM area and (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0) , and write the sector group protect command (60h) during the HiddenROM mode. The same command sequence may be used



because it is the same as the extension sector group protect in the past, except that it is in the HiddenROM mode and does not apply high voltage to the  $\overline{\text{RESET}}$  pin. Please refer to “7. Extended Command (3) Extended Sector Group Protection” for details of extension sector group protect setting.

The other method is to apply high voltage ( $V_{\text{ID}}$ ) to  $A_9$  and  $\overline{\text{OE}}$ , set the sector address in the HiddenROM area and  $(A_6, A_3, A_2, A_1, A_0) = (0, 0, 0, 1, 0)$ , and apply the write pulse during the HiddenROM mode. To verify the protect circuit, apply high voltage ( $V_{\text{ID}}$ ) to  $A_9$ , specify  $(A_6, A_3, A_2, A_1, A_0) = (0, 0, 0, 1, 0)$  and the sector address in the HiddenROM area, and read. When “1” appears on  $\text{DQ}_0$ , the protect setting is completed. “0” will appear on  $\text{DQ}_0$  if it is not protected. Apply write pulse again. The same command sequence could be used for the above method because other than the HiddenROM mode, it is the same as the sector group protect previously mentioned. Refer to “8. Secor Group Protection” in ■ FUNCTIONAL DESCRIPTION for details of the sector group protect setting.

Take note that other sector groups will be affected if an address other than those for the HiddenROM area is selected for the sector group address, so please be careful. Pay close attention that once it is protected, protection CANNOT BE CANCELLED.

### 13. Write Operation Status

Detailed in “Hardware Sequence Flags Table” are all the status flags that can determine the status of the bank for the current mode operation. The read operation from the bank that does not operate Embedded Algorithm returns a data of memory cell. These bits offer a method for determining whether a Embedded Algorithm is completed properly. The information on  $\text{DQ}_2$  is address sensitive. If an address from an erasing sector is consecutively read, then the  $\text{DQ}_2$  bit will toggle. However,  $\text{DQ}_2$  will not toggle if an address from a non-erasing sector is consecutively read. This allows the user to determine which sectors are erasing.

The status flag is not output from bank (non-busy bank) not executing Embedded Algorithm. For example, there is bank (busy bank) which is now executing Embedded Algorithm. When the read sequence is [1] <busy bank>, [2] <non-busy bank>, [3] <busy bank>, the  $\text{DQ}_6$  is toggling in the case of [1] and [3]. In case of [2], the data of memory cell is outputted. In the erase-suspend read mode with the same read sequence,  $\text{DQ}_6$  will not be toggled in the [1] and [3].

In the erase suspend read mode,  $\text{DQ}_2$  is toggled in the [1] and [3]. In case of [2], the data of memory cell is outputted.

**Hardware Sequence Flags Table**

| Status   |                            | $\text{DQ}_7$                                       | $\text{DQ}_6$            | $\text{DQ}_5$ | $\text{DQ}_3$ | $\text{DQ}_2$ |           |
|--|----------------------------|---|--------------------------|---------------|---------------|---------------|-----------|
| In Progress  | Embedded Program Algorithm | $\overline{\text{DQ}}_7$                            | Toggle                   | 0             | 0             | 1             |           |
|  | Embedded Erase Algorithm   | 0   | Toggle                   | 0             | 1             | Toggle *1     |           |
|  | Program Suspended Mode     | Program Suspend Read (Program Suspended Sector)     | Data                     | Data          | Data          | Data          | Data      |
|  |                            | Program Suspend Read (Non-Program Suspended Sector) | Data                     | Data          | Data          | Data          | Data      |
|  | Erase Suspended Mode       | Erase Suspend Read (Erase Suspended Sector)         | 1                        | 1             | 0             | 0             | Toggle *1 |
|  |                            | Erase Suspend Read (Non-Erase Suspended Sector)     | Data                     | Data          | Data          | Data          | Data      |
| Erase Suspend Program (Non-Erase Suspended Sector) |                            | $\overline{\text{DQ}}_7$                            | Toggle                   | 0             | 0             | 1 *2          |           |
| Exceeded Time Limits                               | Embedded Program Algorithm | $\overline{\text{DQ}}_7$                            | Toggle                   | 1             | 0             | 1             |           |
|  | Embedded Erase Algorithm   | 0   | Toggle                   | 1             | 1             | N/A           |           |
|  | Erase Suspended Mode       | Erase Suspend Program (Non-Erase Suspended Sector)  | $\overline{\text{DQ}}_7$ | Toggle        | 1             | 0             | N/A       |

\*1: Successive reads from the erasing or erase-suspend sector will cause  $\text{DQ}_2$  to toggle.

\*2: Reading from non-erase suspend sector address will indicate logic “1” at the  $\text{DQ}_2$  bit.

## 14. DQ<sub>7</sub>

### Data Polling

The device features  $\overline{\text{Data}}$  Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the devices will produce reverse data last written to DQ<sub>7</sub>. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ<sub>7</sub>. During the Embedded Erase Algorithm, an attempt to read the device will produce a “0” at the DQ<sub>7</sub> output. Upon completion of the Embedded Erase Algorithm, an attempt to read the device will produce a “1” at the DQ<sub>7</sub> output. The flow chart for  $\overline{\text{Data}}$  Polling (DQ<sub>7</sub>) is shown in “3.  $\overline{\text{Data}}$  Polling Algorithm” in ■ FLOW CHART.

For programming, the  $\overline{\text{Data}}$  Polling is valid after the rising edge of fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the  $\overline{\text{Data}}$  Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence.  $\overline{\text{Data}}$  Polling must be performed at sector address of the sectors being erased, not protected sector. Otherwise, the status become invalid.

If a program address falls within a protected sector,  $\overline{\text{Data}}$  Polling on DQ<sub>7</sub> is active for approximately 1  $\mu\text{s}$ , then that bank returns to the read mode. After an erase command sequence is written, if all sectors selected for erasing are protected,  $\overline{\text{Data}}$  Polling on DQ<sub>7</sub> is active for approximately 400  $\mu\text{s}$ , then the bank returns to read mode. Once the Embedded Algorithm operation is close to being completed, the device data pins (DQ<sub>7</sub>) may change asynchronously while the output enable ( $\overline{\text{OE}}$ ) is asserted low. This means that the devices are driving status information on DQ<sub>7</sub> at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ<sub>7</sub> output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ<sub>7</sub> has a valid data, the data outputs on DQ<sub>6</sub> to DQ<sub>0</sub> may be still invalid. The valid data on DQ<sub>7</sub> to DQ<sub>0</sub> will be read on the successive read attempts.

The  $\overline{\text{Data}}$  Polling feature is active only during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See “Hardware Sequence Flags Table”.)

See “6.  $\overline{\text{Data}}$  Polling during Embedded Algorithm Operation Timing Diagram” in ■ TIMING DIAGRAM for the  $\overline{\text{Data}}$  Polling timing specifications and diagrams.

## 15. DQ<sub>6</sub>

### Toggle Bit I

The device also features the “Toggle Bit I” as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{\text{OE}}$  toggling) data from the devices will result in DQ<sub>6</sub> toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ<sub>6</sub> will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the Toggle Bit will toggle for about 1  $\mu\text{s}$  and then stop toggling with the data unchanged. In erase, the devices will erase all the selected sectors except for the protected ones. If all selected sectors are protected, the chip will toggle the Toggle Bit for about 400  $\mu\text{s}$  and then drop back into read mode, having data kept reminded.

Either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  toggling will cause the DQ<sub>6</sub> to toggle.

The system can use DQ<sub>6</sub> to determine whether a sector is actively erasing or is erase-suspended. When a bank is actively erasing (that is, the Embedded Erase Algorithm is in progress), DQ<sub>6</sub> toggles. When a bank enters the Erase Suspend mode, DQ<sub>6</sub> stops toggling. Successive read cycles during the erase-suspend-program cause DQ<sub>6</sub> to toggle.

To operate Toggle bit function properly,  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  must be high when bank address is changed.

See “7. Toggle Bit I during Embedded Algorithm Operation Timing Diagram” in ■ TIMING DIAGRAM for the Toggle Bit I timing specifications and diagrams.

## 16. DQ<sub>5</sub>

### Exceeded Timing Limits

DQ<sub>5</sub> will indicate if the program or erase time has exceeded the specified limits (internal pulse count) . Under these conditions DQ<sub>5</sub> will produce a “1”. This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the devices under this condition. The  $\overline{\text{CE}}$  circuit will partially power down the device under these conditions (to approximately 2 mA) . The  $\overline{\text{OE}}$  and  $\overline{\text{WE}}$  pins will control the output disable functions as described in “MBM29DL34TF/BF User Bus Operations Tables ( $\overline{\text{BYTE}} = V_{\text{IH}}$  and  $\overline{\text{BYTE}} = V_{\text{IL}}$ )” (■ DEVICE BUS OPERATION).

The DQ<sub>5</sub> failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence the system never reads a valid data on DQ<sub>7</sub> bit and DQ<sub>6</sub> never stops toggling. Once the devices have exceeded timing limits, the DQ<sub>5</sub> bit will indicate a “1.” Note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

## 17. DQ<sub>3</sub>

### Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ<sub>3</sub> will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates a valid erase command has been written, DQ<sub>3</sub> may be used to determine whether the sector erase timer window is still open. If DQ<sub>3</sub> is high (“1”) , the internally controlled erase cycle has begun. If DQ<sub>3</sub> is low (“0”) , the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ<sub>3</sub> prior to and following each subsequent Sector Erase command. If DQ<sub>3</sub> were high on the second status check, the command may not have been accepted.

See “Hardware Sequence Flags Table”.

## 18. DQ<sub>2</sub>

### Toggle Bit II

This Toggle Bit II, along with DQ<sub>6</sub>, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ<sub>2</sub> to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic “1” at the DQ<sub>2</sub> bit.

DQ<sub>6</sub> is different from DQ<sub>2</sub> in that DQ<sub>6</sub> toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ<sub>7</sub>, is summarized as follows :

For example DQ<sub>2</sub> and DQ<sub>6</sub> can be used together to determine if the erase-suspend-read mode is in progress. (DQ<sub>2</sub> toggles while DQ<sub>6</sub> does not.) See also “Toggle Bit Status Table” and “9. DQ<sub>2</sub> vs. DQ<sub>6</sub>” in ■ TIMING DIAGRAM.

Furthermore DQ<sub>2</sub> can also be used to determine which sector is being erased. At the erase mode, DQ<sub>2</sub> toggles if this bit is read from an erasing sector.

To operate Toggle Bit function properly,  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  must be high when bank address is changed.

## 19. Reading Toggle Bits DQ<sub>6</sub>/DQ<sub>2</sub>

Whenever the system initially begins reading Toggle Bit status, it must read DQ<sub>7</sub> to DQ<sub>0</sub> at least twice in a row to determine whether a Toggle Bit is toggling. Typically a system would note and store the value of the Toggle Bit after the first read. After the second read, the system would compare the new value of the Toggle Bit with the first. If the Toggle Bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ<sub>7</sub> to DQ<sub>0</sub> on the following read cycle.

However, after the initial two read cycles, if the system determines that the Toggle Bit is still toggling, the system also should note whether the value of DQ<sub>5</sub> is high (see “15. DQ<sub>5</sub>”) . If it is, the system should then determine

# MBM29DL34TF/BF<sub>70</sub>

again whether the Toggle Bit is toggling, since the Toggle Bit may have stopped toggling just as DQ<sub>5</sub> went high. If the Toggle Bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the Toggle bit is toggling and DQ<sub>5</sub> has not gone high. The system may continue to monitor the Toggle bit and DQ<sub>5</sub> through successive read cycles, determining the status as described in the previous paragraph. Alternatively it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation. (Refer to “4. Toggle Bit Algorithm” in ■ FLOW CHART.)

**Toggle Bit Status Table**

| Mode   | DQ <sub>7</sub>   | DQ <sub>6</sub> | DQ <sub>2</sub>       |
|--|-------------------|-----------------|-----------------------|
| Program  | $\overline{DQ_7}$ | Toggle          | 1                     |
| Erase  | 0                 | Toggle          | Toggle * <sup>1</sup> |
| Erase-Suspend Read<br>(Erase-Suspended Sector) | 1                 | 1               | Toggle * <sup>1</sup> |
| Erase-Suspend Program                          | $\overline{DQ_7}$ | Toggle          | 1 * <sup>2</sup>      |

\*1 : Successive reads from the erasing or erase-suspend sector will cause DQ<sub>2</sub> to toggle.

\*2 : Reading from non-erase suspend sector address will indicate logic “1” at the DQ<sub>2</sub> bit.

## 20. RY/ $\overline{BY}$

Ready/Busy

The devices provide a RY/ $\overline{BY}$  open-drain output pin to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. If the devices are placed in an Erase Suspend mode, the RY/ $\overline{BY}$  output will be high.

During programming, the RY/ $\overline{BY}$  pin is driven low after the rising edge of the fourth  $\overline{WE}$  pulse. During an erase operation, the RY/ $\overline{BY}$  pin is driven low after the rising edge of the sixth  $\overline{WE}$  pulse. The RY/ $\overline{BY}$  pin will indicate a busy condition during the  $\overline{RESET}$  pulse. Refer to “10. RY/ $\overline{BY}$  Timing Diagram during Program/Erase Operations” and “11.  $\overline{RESET}$ , RY/ $\overline{BY}$  Timing Diagram” in ■ TIMING DIAGRAM for a detailed timing diagram. The RY/ $\overline{BY}$  pin is pulled high in standby mode.

Since this is an open-drain output, the pull-up resistor needs to be connected to V<sub>CC</sub> ; multiple of devices may be connected to the host system via more than one RY/ $\overline{BY}$  pin in parallel.

## 21. Data Protection

The devices are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting from V<sub>CC</sub> power-up and power-down transitions or system noise.

## 22. Low V<sub>CC</sub> Write Inhibit

To avoid initiation of a write cycle during V<sub>CC</sub> power-up and power-down, a write cycle is locked out for V<sub>CC</sub> less than V<sub>LKO</sub> (Min) . If V<sub>CC</sub> < V<sub>LKO</sub>, the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the V<sub>CC</sub> level is greater than V<sub>LKO</sub>. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V<sub>CC</sub> is above V<sub>LKO</sub> (Min) .

If Embedded Erase Algorithm is interrupted, the intervened erasing sector (s) is(are) not valid.

## 23. Write Pulse “Glitch” Protection

Noise pulses of less than 3 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

## 24. Logical Inhibit

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logic zero while  $\overline{OE}$  is a logic one.

## 25. Power-Up Write Inhibit

Power-up of the devices with  $\overline{WE} = \overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

## 26. Sector Protection

Device user is able to protect each sector group individually to store and protect data. Protection circuit voids both program and erase commands that are addressed to protected sectors. Any commands to program or erase addressed to protected sector are ignored. (See “8. Sector Group Protection” in ■ FUNCTIONAL DESCRIPTION.)

# MBM29DL34TF/BF<sub>70</sub>

## ■ ABSOLUTE MAXIMUM RATINGS

| Parameter  | Symbol                             | Rating |                       | Unit |
|--|------------------------------------|--------|-----------------------|------|
|  |                                    | Min    | Max                   |      |
| Storage Temperature  | T <sub>stg</sub>                   | -55    | +125                  | °C   |
| Ambient Temperature with Power Applied   | T <sub>A</sub>                     | -40    | +85                   | °C   |
| Voltage with Respect to Ground All pins except A <sub>9</sub> , $\overline{\text{OE}}$ , $\overline{\text{RESET}}$ *1,*2 | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5   | V <sub>CC</sub> + 0.5 | V    |
| Power Supply Voltage *1  | V <sub>CC</sub>                    | -0.5   | +4.0                  | V    |
| A <sub>9</sub> , $\overline{\text{OE}}$ , and $\overline{\text{RESET}}$ *1,*3  | V <sub>IN</sub>                    | -0.5   | +13.0                 | V    |
| $\overline{\text{WP}}/\text{ACC}$ *1,*4  | V <sub>ACC</sub>                   | -0.5   | +10.5                 | V    |

\*1 : Voltage is defined on the basis of V<sub>SS</sub> = GND = 0 V.

\*2 : Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is V<sub>CC</sub> + 0.5 V. During voltage transitions, input or I/O pins may overshoot to V<sub>CC</sub> + 2.0 V for periods of up to 20 ns.

\*3 : Minimum DC input voltage on A<sub>9</sub>,  $\overline{\text{OE}}$  and  $\overline{\text{RESET}}$  pins is -0.5 V. During voltage transitions, A<sub>9</sub>,  $\overline{\text{OE}}$  and  $\overline{\text{RESET}}$  pins may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V<sub>IN</sub> - V<sub>CC</sub>) does not exceed +9.0 V. Maximum DC input voltage on A<sub>9</sub>,  $\overline{\text{OE}}$  and  $\overline{\text{RESET}}$  pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.

\*4 : Minimum DC input voltage on  $\overline{\text{WP}}/\text{ACC}$  pin is -0.5 V. During voltage transitions,  $\overline{\text{WP}}/\text{ACC}$  pin may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on  $\overline{\text{WP}}/\text{ACC}$  pin is +10.5 V which may overshoot to +12.0 V for periods of up to 20 ns when V<sub>CC</sub> is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

| Parameter            | Symbol          | Part No.          | Value |      | Unit |
|----------------------|-----------------|-------------------|-------|------|------|
|                      |                 |                   | Min   | Max  |      |
| Ambient Temperature  | T <sub>A</sub>  | MBM29DL34TF/BF 70 | -40   | +85  | °C   |
| Power Supply Voltage | V <sub>CC</sub> | MBM29DL34TF/BF 70 | +2.7  | +3.6 | V    |

Notes: • Voltage is defined on the basis of V<sub>SS</sub> = GND = 0 V.


- Operating ranges define those limits between which the functionality of the devices are guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.


## ■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSHOOT



Maximum Undershoot Waveform



Maximum Overshoot Waveform 1



Note : This waveform is applied for  $A_9$ ,  $\overline{OE}$ , and  $\overline{RESET}$ .

Maximum Overshoot Waveform 2



# MBM29DL34TF/BF<sub>70</sub>

## DC CHARACTERISTICS

| Parameter  | Symbol           | Conditions   | Value                 |     |                       | Unit |    |
|--|------------------|--|-----------------------|-----|-----------------------|------|----|
|  |                  |  | Min                   | Typ | Max                   |      |    |
| Input Leakage Current  | I <sub>LI</sub>  | V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> Max   | -1.0                  | —   | +1.0                  | μA   |    |
| Output Leakage Current   | I <sub>LO</sub>  | V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> Max  | -1.0                  | —   | +1.0                  | μA   |    |
| A <sub>9</sub> , $\overline{\text{OE}}$ , $\overline{\text{RESET}}$ Inputs Leakage Current                             | I <sub>LIT</sub> | V <sub>CC</sub> = V <sub>CC</sub> Max,<br>A <sub>9</sub> , $\overline{\text{OE}}$ , $\overline{\text{RESET}}$ = 12.5 V   | —                     | —   | 35                    | μA   |    |
| V <sub>CC</sub> Active Current *1  | I <sub>CC1</sub> | $\overline{\text{CE}} = V_{IL}$ , $\overline{\text{OE}} = V_{IH}$ ,<br>f = 5 MHz   | Byte                  | —   | —                     | 16   | mA |
|  |                  |  | Word                  | —   | —                     | 18   |    |
|  |                  | $\overline{\text{CE}} = V_{IL}$ , $\overline{\text{OE}} = V_{IH}$ ,<br>f = 1 MHz   | Byte                  | —   | —                     | 4    | mA |
|  |                  |  | Word                  | —   | —                     | 4    |    |
| V <sub>CC</sub> Active Current *2  | I <sub>CC2</sub> | $\overline{\text{CE}} = V_{IL}$ , $\overline{\text{OE}} = V_{IH}$  | —                     | —   | 30                    | mA   |    |
| V <sub>CC</sub> Current (Standby)  | I <sub>CC3</sub> | V <sub>CC</sub> = V <sub>CC</sub> Max, $\overline{\text{CE}} = V_{CC} \pm 0.3$ V,<br>$\overline{\text{RESET}} = V_{CC} \pm 0.3$ V,<br>$\overline{\text{WE/ACC}} = V_{CC} \pm 0.3$ V                        | —                     | 1   | 5                     | μA   |    |
| V <sub>CC</sub> Current (Standby, Reset)   | I <sub>CC4</sub> | V <sub>CC</sub> = V <sub>CC</sub> Max,<br>$\overline{\text{RESET}} = V_{SS} \pm 0.3$ V   | —                     | 1   | 5                     | μA   |    |
| V <sub>CC</sub> Current (Automatic Sleep Mode) *3  | I <sub>CC5</sub> | V <sub>CC</sub> = V <sub>CC</sub> Max, $\overline{\text{CE}} = V_{SS} \pm 0.3$ V,<br>$\overline{\text{RESET}} = V_{CC} \pm 0.3$ V,<br>V <sub>IN</sub> = V <sub>CC</sub> ± 0.3 V or V <sub>SS</sub> ± 0.3 V | —                     | 1   | 5                     | μA   |    |
| V <sub>CC</sub> Active Current *5 (Read-While-Program)   | I <sub>CC6</sub> | $\overline{\text{CE}} = V_{IL}$ , $\overline{\text{OE}} = V_{IH}$  | Byte                  | —   | —                     | 46   | mA |
|  |                  |  | Word                  | —   | —                     | 48   |    |
| V <sub>CC</sub> Active Current *5 (Read-While-Erase)   | I <sub>CC7</sub> | $\overline{\text{CE}} = V_{IL}$ , $\overline{\text{OE}} = V_{IH}$  | Byte                  | —   | —                     | 46   | mA |
|  |                  |  | Word                  | —   | —                     | 48   |    |
| V <sub>CC</sub> Active Current (Erase-Suspend-Program)   | I <sub>CC8</sub> | $\overline{\text{CE}} = V_{IL}$ , $\overline{\text{OE}} = V_{IH}$  | —                     | —   | 35                    | mA   |    |
| ACC Accelerated Program Current  | I <sub>ACC</sub> | V <sub>CC</sub> = V <sub>CC</sub> Max,<br>$\overline{\text{WP/ACC}} = V_{ACC}$ Max   | —                     | —   | 20                    | mA   |    |
| Input Low Level  | V <sub>IL</sub>  | —  | -0.5                  | —   | +0.6                  | V    |    |
| Input High Level   | V <sub>IH</sub>  | —  | 2.0                   | —   | V <sub>CC</sub> + 0.3 | V    |    |
| Voltage for $\overline{\text{WP/ACC}}$ Sector Protection/Unprotection and Program Acceleration                         | V <sub>ACC</sub> | —  | 8.5                   | —   | 9.5                   | V    |    |
| Voltage for Autoselect and Sector Protection (A <sub>9</sub> , $\overline{\text{OE}}$ , $\overline{\text{RESET}}$ ) *4 | V <sub>ID</sub>  | —  | 11.5                  | 12  | 12.5                  | V    |    |
| Output Low Voltage Level   | V <sub>OL</sub>  | I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> = V <sub>CC</sub> Min  | —                     | —   | 0.45                  | V    |    |
| Output High Voltage Level  | V <sub>OH1</sub> | I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> = V <sub>CC</sub> Min   | 2.4                   | —   | —                     | V    |    |
|  | V <sub>OH2</sub> | I <sub>OH</sub> = -100 μA  | V <sub>CC</sub> - 0.4 | —   | —                     | V    |    |
| Low V <sub>CC</sub> Lock-Out Voltage   | V <sub>LKO</sub> | —  | 2.3                   | 2.4 | 2.5                   | V    |    |

\*1: The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component.

\*2: I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.

\*3: Automatic sleep mode enables the low power mode when address remains stable for 150 ns.

\*4: Applicable for only V<sub>CC</sub> applying.

\*5: Embedded Algorithm (program or erase) is in progress (@5 MHz).




## ■ AC CHARACTERISTICS

### • Read Only Operations Characteristics

| Parameter   | Symbol            |  | Test setup   | Value * |     | Unit |
|---|-------------------|--|--|---------|-----|------|
|   | JEDEC             | Standard                                 |  | 70      |     |      |
|   |                   |  |  | Min     | Max |      |
| Read Cycle Time   | t <sub>AVAV</sub> | t <sub>RC</sub>                          | —  | 70      | —   | ns   |
| Address to Output Delay   | t <sub>AVQV</sub> | t <sub>ACC</sub>                         | $\overline{CE} = V_{IL}$<br>$\overline{OE} = V_{IL}$ | —       | 70  | ns   |
| Chip Enable to Output Delay   | t <sub>ELQV</sub> | t <sub>CE</sub>                          | $\overline{OE} = V_{IL}$                             | —       | 70  | ns   |
| Output Enable to Output Delay   | t <sub>GLQV</sub> | t <sub>OE</sub>                          | —  | —       | 30  | ns   |
| Chip Enable to Output High-Z  | t <sub>EHQZ</sub> | t <sub>DF</sub>                          | —  | —       | 25  | ns   |
| Output Enable to Output High-Z  | t <sub>GHQZ</sub> | t <sub>DF</sub>                          | —  | —       | 25  | ns   |
| Output Hold Time from Addresses,<br>$\overline{CE}$ or $\overline{OE}$ , Whichever Occurs First | t <sub>AXQX</sub> | t <sub>OH</sub>                          | —  | 0       | —   | ns   |
| $\overline{RESET}$ Pin Low to Read Mode   | —                 | t <sub>READY</sub>                       | —  | —       | 20  | μs   |
| $\overline{CE}$ to $\overline{BYTE}$ Switching Low or High                                      | —                 | t <sub>ELFL</sub> ,<br>t <sub>ELFH</sub> | —  | —       | 5   | ns   |

\* : Test Conditions :

Output Load : 1TTL gate and 100 pF  
 Input rise and fall times : 5 ns  
 Input pulse levels : 0.0 V or V<sub>CC</sub>  
 Timing measurement reference level  
 Input : V<sub>CC</sub> / 2  
 Output : V<sub>CC</sub> / 2



Note : C<sub>L</sub> = 100 pF including jig capacitance

Test Conditions

# MBM29DL34TF/BF<sub>70</sub>

## • Write/Erase/Program Operations

| Parameter  |                         | Symbol             |                    | 70  |     |     | Unit |
|--|-------------------------|--------------------|--------------------|-----|-----|-----|------|
|  |                         | JEDEC              | Standard           | Min | Typ | Max |      |
| Write Cycle Time   |                         | t <sub>AVAV</sub>  | t <sub>WC</sub>    | 70  | —   | —   | ns   |
| Address Setup Time   |                         | t <sub>AVWL</sub>  | t <sub>AS</sub>    | 0   | —   | —   | ns   |
| Address Setup Time to $\overline{OE}$ Low During Toggle Bit Polling                      |                         | —                  | t <sub>ASO</sub>   | 12  | —   | —   | ns   |
| Address Hold Time  |                         | t <sub>WLAX</sub>  | t <sub>AH</sub>    | 45  | —   | —   | ns   |
| Address Hold Time from $\overline{CE}$ or $\overline{OE}$ High During Toggle Bit Polling |                         | —                  | t <sub>AHT</sub>   | 0   | —   | —   | ns   |
| Data Setup Time  |                         | t <sub>DVWH</sub>  | t <sub>DS</sub>    | 30  | —   | —   | ns   |
| Data Hold Time   |                         | t <sub>WHDx</sub>  | t <sub>DH</sub>    | 0   | —   | —   | ns   |
| Output Enable Hold Time  | Read                    | —                  | t <sub>OEh</sub>   | 0   | —   | —   | ns   |
|  | Toggle and Data Polling |                    |                    | 10  | —   | —   | ns   |
| $\overline{CE}$ High During Toggle Bit Polling   |                         | —                  | t <sub>CEPH</sub>  | 20  | —   | —   | ns   |
| $\overline{OE}$ High During Toggle Bit Polling   |                         | —                  | t <sub>OEPh</sub>  | 20  | —   | —   | ns   |
| Read Recover Time Before Write   |                         | t <sub>GHWL</sub>  | t <sub>GHWL</sub>  | 0   | —   | —   | ns   |
| Read Recover Time Before Write   |                         | t <sub>GHEL</sub>  | t <sub>GHEL</sub>  | 0   | —   | —   | ns   |
| $\overline{CE}$ Setup Time   |                         | t <sub>ELWL</sub>  | t <sub>CS</sub>    | 0   | —   | —   | ns   |
| $\overline{WE}$ Setup Time   |                         | t <sub>WLEL</sub>  | t <sub>WS</sub>    | 0   | —   | —   | ns   |
| $\overline{CE}$ Hold Time  |                         | t <sub>WHEH</sub>  | t <sub>CH</sub>    | 0   | —   | —   | ns   |
| $\overline{WE}$ Hold Time  |                         | t <sub>EHWH</sub>  | t <sub>WH</sub>    | 0   | —   | —   | ns   |
| Write Pulse Width  |                         | t <sub>WLWH</sub>  | t <sub>WP</sub>    | 35  | —   | —   | ns   |
| $\overline{CE}$ Pulse Width  |                         | t <sub>LELH</sub>  | t <sub>CP</sub>    | 35  | —   | —   | ns   |
| Write Pulse Width High   |                         | t <sub>WHWL</sub>  | t <sub>WPH</sub>   | 25  | —   | —   | ns   |
| $\overline{CE}$ Pulse Width High   |                         | t <sub>EHEL</sub>  | t <sub>CPH</sub>   | 25  | —   | —   | ns   |
| Programming Operation  | Byte                    | t <sub>WHWH1</sub> | t <sub>WHWH1</sub> | —   | 4   | —   | μs   |
|  | Word                    |                    |                    | —   | 6   | —   | μs   |
| Sector Erase Operation *1  |                         | t <sub>WHWH2</sub> | t <sub>WHWH2</sub> | —   | 0.5 | —   | s    |
| V <sub>CC</sub> Setup Time   |                         | —                  | t <sub>VCS</sub>   | 50  | —   | —   | μs   |
| Rise Time to V <sub>ID</sub> *2  |                         | —                  | t <sub>VIDR</sub>  | 500 | —   | —   | ns   |
| Rise Time to V <sub>ACC</sub> *3   |                         | —                  | t <sub>VACCR</sub> | 500 | —   | —   | ns   |
| Voltage Transition Time *2   |                         | —                  | t <sub>VLHT</sub>  | 4   | —   | —   | μs   |
| Write Pulse Width *2   |                         | —                  | t <sub>WPP</sub>   | 100 | —   | —   | μs   |
| $\overline{OE}$ Setup Time to $\overline{WE}$ Active *2                                  |                         | —                  | t <sub>OESP</sub>  | 4   | —   | —   | μs   |

(Continued)

(Continued)

| Parameter   | Symbol |                   | 70  |     |     | Unit |
|---|--------|-------------------|-----|-----|-----|------|
|   | JEDEC  | Standard          | Min | Typ | Max |      |
| $\overline{CE}$ Setup Time to $\overline{WE}$ Active *2 | —      | t <sub>CSP</sub>  | 4   | —   | —   | μs   |
| Recover Time from RY/ $\overline{BY}$                   | —      | t <sub>RB</sub>   | 0   | —   | —   | ns   |
| $\overline{RESET}$ Pulse Width                          | —      | t <sub>RP</sub>   | 500 | —   | —   | ns   |
| $\overline{RESET}$ High Level Period before Read        | —      | t <sub>RH</sub>   | 200 | —   | —   | ns   |
| $\overline{BYTE}$ Switching Low to Output High-Z        | —      | t <sub>FLQZ</sub> | —   | —   | 30  | ns   |
| $\overline{BYTE}$ Switching High to Output Active       | —      | t <sub>FHQV</sub> | —   | —   | 70  | ns   |
| Program/Erase Valid to RY/ $\overline{BY}$ Delay        | —      | t <sub>BUSY</sub> | —   | —   | 90  | ns   |
| Delay Time from Embedded Output Enable                  | —      | t <sub>EOE</sub>  | —   | —   | 70  | ns   |
| Erase Time-Out Time                                     | —      | t <sub>TOW</sub>  | 50  | —   | —   | μs   |
| Erase Suspend Transition Time                           | —      | t <sub>SPD</sub>  | —   | —   | 20  | μs   |

\*1 : Does not include the preprogramming time.

\*2 : For Sector Group Protection operation.

\*3 : This timing is limited for Accelerated Program operation only.

# MBM29DL34TF/BF<sub>70</sub>

## ■ ERASE AND PROGRAMMING PERFORMANCE

| Parameter             | Limits  |     |     | Unit  | Comments                                   |
|-----------------------|---------|-----|-----|-------|--|
|                       | Min     | Typ | Max |       |  |
| Sector Erase Time     | —       | 0.5 | 2.0 | s     | Excludes programming time prior to erasure |
| Word Programming Time | —       | 6.0 | 100 | μs    | Excludes system-level overhead             |
| Byte Programming Time | —       | 4.0 | 80  | μs    |  |
| Chip Programming Time | —       | —   | 100 | s     | Excludes system-level overhead             |
| Program/Erase Cycle   | 100,000 | —   | —   | cycle | —  |

Notes : • Typical Erase conditions  $T_A = +25\text{ }^\circ\text{C}$ ,  $V_{CC} = 2.9\text{ V}$   
 • Typical Program conditions  $T_A = +25\text{ }^\circ\text{C}$ ,  $V_{CC} = 2.9\text{ V}$ , Data = checker

## ■ TSOP (1) PIN CAPACITANCE

| Parameter                           | Symbol    | Condition     | Value |      | Unit |
|-------------------------------------|-----------|---------------|-------|------|------|
|                                     |           |               | Typ   | Max  |      |
| Input Capacitance                   | $C_{IN}$  | $V_{IN} = 0$  | 6.0   | 10.0 | pF   |
| Output Capacitance                  | $C_{OUT}$ | $V_{OUT} = 0$ | 8.5   | 12.0 | pF   |
| Control Pin Capacitance             | $C_{IN2}$ | $V_{IN} = 0$  | 8.0   | 11.0 | pF   |
| $\overline{WP}/ACC$ Pin Capacitance | $C_{IN3}$ | $V_{IN} = 0$  | 9.0   | 12.0 | pF   |

Notes : • Test conditions  $T_A = +25\text{ }^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$   
 •  $DQ_{15}/A_{-1}$  pin capacitance is stipulated by output capacitance.






## ■ FBGA PIN CAPACITANCE

| Parameter                           | Symbol    | Condition     | Value |      | Unit |
|-------------------------------------|-----------|---------------|-------|------|------|
|                                     |           |               | Typ   | Max  |      |
| Input Capacitance                   | $C_{IN}$  | $V_{IN} = 0$  | 6.0   | 10.0 | pF   |
| Output Capacitance                  | $C_{OUT}$ | $V_{OUT} = 0$ | 8.5   | 12.0 | pF   |
| Control Pin Capacitance             | $C_{IN2}$ | $V_{IN} = 0$  | 8.0   | 11.0 | pF   |
| $\overline{WP}/ACC$ Pin Capacitance | $C_{IN3}$ | $V_{IN} = 0$  | 9.0   | 12.0 | pF   |


Notes : • Test conditions  $T_A = +25\text{ }^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$   
 •  $DQ_{15}/A_{-1}$  pin capacitance is stipulated by output capacitance.

## TIMING DIAGRAM

### Key to Switching Waveforms


| WAVEFORM  | INPUTS                          | OUTPUTS                                   |
|---|---------------------------------|---|
|  | Must Be Steady                  | Will Be Steady                            |
|  | May Change from H to L          | Will Change from H to L                   |
|  | May Change from L to H          | Will Change from L to H                   |
|  | "H" or "L" Any Change Permitted | Changing State Unknown                    |
|  | Does Not Apply                  | Center Line is High-Impedance "Off" State |

### 1. Read Operation Timing Diagram




# MBM29DL34TF/BF70

## 2. Hardware Reset/Read Operation Timing Diagram




## 3. Alternate $\overline{WE}$ Controlled Program Operation Timing Diagram



- Notes :
- PA is address of the memory location to be programmed.
  - PD is data to be programmed at byte address.
  - $\overline{DQ}_7$  is the output of the complement of the data written to the device.
  - $D_{OUT}$  is the output of the data written to the device.
  - Figure indicates the last two bus cycles out of four bus cycle sequence.
  - These waveforms are for the  $\times 16$  mode (the addresses differ from  $\times 8$  mode) .


## 4. Alternate $\overline{\text{CE}}$ Controlled Program Operation Timing Diagram



- Notes :
- PA is address of the memory location to be programmed.
  - PD is data to be programmed at byte address.
  - $\overline{\text{DQ}}_7$  is the output of the complement of the data written to the device.
  - $\text{DOUT}$  is the output of the data written to the device.
  - Figure indicates the last two bus cycles out of four bus cycle sequence.
  - These waveforms are for the  $\times 16$  mode (the addresses differ from  $\times 8$  mode) .

# MBM29DL34TF/BF<sub>70</sub>


## 5. Chip/Sector Erase Operation Timing Diagram




\* : SA is the sector address for Sector Erase. Addresses =  $555h$  (Word) ,  $AAAh$  (Byte) for Chip Erase.  
 Note : These waveforms are for the  $\times 16$  mode (the addresses differ from  $\times 8$  mode) .




## 6. Data Polling during Embedded Algorithm Operation Timing Diagram



## 7. Toggle Bit I during Embedded Algorithm Operation Timing Diagram




## 8. Bank-to-Bank Read/Write Timing Diagram




Note : This is example of Read for Bank 1 and Embedded Algorithm (program) for Bank 2.  
 BA1 : Address corresponding to Bank 1  
 BA2 : Address corresponding to Bank 2

## 9. DQ<sub>2</sub> vs. DQ<sub>6</sub>




Note : DQ<sub>2</sub> is read from the erase-suspended sector.


## 10. RY/ $\overline{\text{BY}}$ Timing Diagram during Program/Erase Operations




## 11. $\overline{\text{RESET}}$ , $\text{RY}/\overline{\text{BY}}$ Timing Diagram




## 12. Timing Diagram for Word Mode Configuration




## 13. Timing Diagram for Byte Mode Configuration



## 14. BYTE Timing Diagram for Write Operations




## 15. Sector Group Protection Timing Diagram




SGAX : Sector Group Address to be protected  
 SGAY : Next Sector Group Address to be protected  
 Note : A-1 is  $V_{IL}$  on byte mode.

## 16. Temporary Sector Group Unprotection Timing Diagram




## 17. Extended Sector Group Protection Timing Diagram



SGAX : Sector Group Address to be protected  
 SGAY : Next Sector Group Address to be protected  
 TIME-OUT : Time-Out window = 250 μs (Min)

## 18. Accelerated Program Timing Diagram







## ■ FLOW CHART

### 1. Embedded Program™ Algorithm

#### EMBEDDED ALGORITHMS




Program Command Sequence (Address/Command) :




- Notes :
- The sequence is applied for × 16 mode.
  - The addresses differ from × 8 mode.

## 2. Embedded Erase™ Algorithm


### EMBEDDED ALGORITHMS



Chip Erase Command Sequence  
(Address/Command) :




Individual Sector/Multiple Sector  
Erase Command Sequence  
(Address/Command) :



- Notes :
- The sequence is applied for × 16 mode.
  - The addresses differ from × 8 mode.


## 3. Data Polling Algorithm




VA = Valid Address for programming  
 = Any of the sector addresses within the sector being erased during sector erase or multiple erases operation.  
 = Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation.

\* : DQ<sub>7</sub> is rechecked even if DQ<sub>5</sub> = "1" because DQ<sub>7</sub> may change simultaneously with DQ<sub>5</sub>.

## 4. Toggle Bit Algorithm




## 5. Sector Group Protection Algorithm



\* : A-1 is V<sub>IL</sub> in byte mode.


## 6. Temporary Sector Group Unprotection Algorithm



\*1 : All protected sectors are unprotected.


\*2 : All previously protected sectors are reprotected.

## 7. Extended Sector Group Protection Algorithm



## 8. Embedded Program™ Algorithm for Fast Mode

### FAST MODE ALGORITHM




- Notes :
- The sequence is applied for × 16 mode.
  - The addresses differ from × 8 mode.



## ■ ORDERING INFORMATION

| Part No.         | Package   | Access Time (ns) | Remarks       |
|------------------|---|------------------|---------------|
| MBM29DL34TF70TN  | 48-pin plastic TSOP (1)<br>(FPT-48P-M19)<br>Normal Bend | 70               | Top Sector    |
| MBM29DL34TF70PBT | 48-pin plastic FBGA<br>(BGA-48P-M12)                    | 70               |               |
| MBM29DL34BF70TN  | 48-pin plastic TSOP (1)<br>(FPT-48P-M19)<br>Normal Bend | 70               | Bottom Sector |
| MBM29DL34BF70PBT | 48-pin plastic FBGA<br>(BGA-48P-M12)                    | 70               |               |



# MBM29DL34TF/BF<sub>70</sub>

## PACKAGE DIMENSIONS

48-pin plastic TSOP (1)  
(FPT-48P-M19)




Note 1) \* : Values do not include resin protrusion.

Resin protrusion and gate protrusion are +0.15 (.006) Max (each side) .

Note 2) Pins width and pins thickness include plating thickness.

Note 3) Pins width do not include tie bar cutting remainder.

LEAD No.



© 2003 FUJITSU LIMITED F48029S-c-6-7

Dimensions in mm (inches)


Note : The values in parentheses are reference values.

(Continued)

# MBM29DL34TF/BF<sub>70</sub>

(Continued)

48-pin plastic FBGA  
(BGA-48P-M12)



© 2001 FUJITSU LIMITED B48012S-c-3-3

Dimensions in mm (inches)

Note : The values in parentheses are reference values.

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.