FLASH MEMORY

CMOS

16M (2M \times 8/1M \times 16) BIT Dual Operation

MBM29DL16XTE/BE -70/90/12

FEATURES


- + 0.23 μm Process Technology
- Simultaneous Read/Write operations (dual bank) Multiple devices available with different bank sizes (Refer to Table 1) Host system can program or erase in one bank, then immediately and simultaneously read from the other bank Zero latency between read and write operations Read-while-erase Read-while-program
 Single 3.0 V read, program, and erase
- Single 3.0 V read, program, and erase Minimizes system level power requirements

(Continued)

PRODUCT LINE UP

Part N	lo.		MBM29DL16XTE/BE	
Ordering Part No.	$V_{CC} = 3.3 V +0.3 V -0.3 V$	70	_	_
Ordening Part No.	Vcc = 3.0 V + 0.6 V -0.3 V	-	90	12
Max. Address Access	Time (ns)	70	90	120
Max. CE Access Time	e (ns)	70	90	120
Max. OE Access Time	e (ns)	30	35	50

PACKAGES



(Continued)

- Compatible with JEDEC-standard commands Uses same software commands as E²PROMs
- Compatible with JEDEC-standard world-wide pinouts
 48-pin TSOP(I) (Package suffix: TN Normal Bend Type, TR Reversed Bend Type)
 48-ball FBGA (Package suffix: PBT)
- Minimum 100,000 program/erase cycles
- High performance

70 ns maximum access time

• Sector erase architecture

Eight 4K word and thirty one 32K word sectors in word mode Eight 8K byte and thirty one 64K byte sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase.

- Boot Code Sector Architecture
 - T = Top sector
 - B = Bottom sector
- Hidden ROM (Hi-ROM) region

64K byte of Hi-ROM, accessible through a new "Hi-ROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

WP/ACC input pin

At V_{IL} , allows protection of boot sectors, regardless of sector protection/unprotection status At V_{IH} , allows removal of boot sector protection

At VACC, increases program performance

- Embedded Erase[™]* Algorithms Automatically pre-programs and erases the chip or any sector
- Embedded Program™* Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY) Hardware method for detection of program or erase cycle completion
 Automatic sleep mode
- When addresses remain stable, automatically switch themselves to low power mode.
- Low Vcc write inhibit \leq 2.5 V
- Program Suspend/Resume Suspends the program operation to allow a read in another sector with in the same device
- Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

- Sector group protection Hardware method disables any combination of sector groups from program or erase operations
- Sector Group Protection Set function by Extended sector group protection command
- Fast Programming Function by Extended Command
- Temporary sector group unprotection Temporary sector group unprotection via the RESET pin.
- In accordance with CFI (Common Flash Memory Interface)
- * : Embedded Erase[™] and Embedded Program[™] are trademarks of Advanced Micro Devices, Inc.

GENERAL DESCRIPTION

The MBM29DL16XTE/BE are a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each. The MBM29DL16XTE/BE are offered in a 48-pin TSOP(I) and 48-ball FBGA Package. These devices are designed to be programmed in-system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

MBM29DL16XTE/BE are organized into two banks, Bank 1 and Bank 2, which can be considered to be two separate memory arrays as far as certain operations are concerned. These devices are the same as Fujitsu's standard 3 V only Flash memories with the additional capability of allowing a normal non-delayed read access from a non-busy bank of the array while an embedded write (either a program or an erase) operation is simultaneously taking place on the other bank.

In the MBM29DL16XTE/BE, a new design concept is implemented, so called "Sliding Bank Architecture". Under this concept, the MBM29DL16XTE/BE can be produced a series of devices with different Bank 1/Bank 2 size combinations; 0.5 Mb/15.5 Mb, 2 Mb/14 Mb, 4 Mb/12 Mb, 8 Mb/8 Mb.

The standard MBM29DL16XTE/BE offer access times 70 ns, 90 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable ($\overline{\text{CE}}$), write enable ($\overline{\text{WE}}$), and output enable ($\overline{\text{OE}}$) controls.

The MBM29DL16XTE/BE are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29DL16XTE/BE are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29DL16XTE/BE are erased when shipped from the factory.


The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ₇, by the Toggle Bit feature on DQ₆, or the RY/ \overline{BY} output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29DL16XTE/BE memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

Device	Organization		Bank 1	Bank 2		
Part Number	Organization	Megabits	Sector Sizes	Megabits	Sector Sizes	
MBM29DL161TE/BE		0.5 Mbit	Eight 8K byte/4K word	15.5 Mbit	Thirty-one 64K byte/32K word	
MBM29DL162TE/BE		2 Mbit	Eight 8K byte/4K word, three 64K byte/32K word	14 Mbit	Twenty-eight 64K byte/32K word	
MBM29DL163TE/BE	× 8/× 16	4 Mbit	Eight 8K byte/4K word, seven 64K byte/32K word	12 Mbit	Twenty-four 64K byte/32K word	
MBM29DL164TE/BE		8 Mbit	Eight 8K byte/4K word, fifteen 64K byte/32K word	8 Mbit	Sixteen 64K byte/32K word	

Table 1 MBM29DL16XTE/BE Device Bank Divisions

■ PIN ASSIGNMENTS




(Continued)

(Cant	
(Cont	inued)

						GA VIEW)					
			Г		Marki	ng side					
				(A1)	(A2) (A3)	(A4)	(A5) (/	A6)			
					(B2) (B3)	(B4)		36)			
				(C1)	(C2) (C3)	(C4)		 26)			
					(D2) (D3)	(D4)		D6)			
					(E2) (E3)	(E4)	(E5) (E	Ξ6)			
					(F2) (F3)	(F4)	(F5) (I	F6)			
					(G2) (G3)	(G4)	(G5) (36)			
					(H2) (H3)	(H4)					
				×_/	<u>_/ _/</u>	`_'		-1			
					(BGA-	48P-M	11)				
A1	Aз	A2	A ₇	A3	RY/BY	A4	WE	A5	A ₉	A6	A 13
B1	A4	B2	A17	B3	WP/ACC	B4	RESET	B5	A ₈	B6	A ₁₂
C1	A ₂	C2	A ₆	C3	A ₁₈	C4	N.C.	C5	A10	C6	A14
D1	A 1	D2	A ₅	D3	N.C.	D4	A ₁₉	D5	A11	D6	A15
E1	Ao	E2	DQ ₀	E3	DQ ₂	E4	DQ₅	E5	DQ7	E6	A16
F1	CE	F2	DQ8	F3	DQ10	F4	DQ12	F5	DQ14	F6	BYTE
	ŌĒ	G2	DQ ₉	G3	DQ11	G4	Vcc	G5	DQ13	G6	DQ15/A-1
G1					DQ ₃	H4	DQ4	H5	DQ ₆	H6	Vss

■ BLOCK DIAGRAM



■ LOGIC SYMBOL




Table 2 MBM29DL16XTE/BE Pin Configuration

Pin	Function
A-1, A0 to A19	Address Inputs
DQ ₀ to DQ ₁₅	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/BY	Ready/Busy Output
RESET	Hardware Reset Pin/Temporary Sector Group Unprotection
BYTE	Selects 8-bit or 16-bit mode
WP/ACC	Hardware Write Protection/Program Acceleration
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

DEVICE BUS OPERATION

Table 3 MBM29DL16XTE/BE User Bus Operations (BYTE = V⊪)

Operation	CE	OE	WE	A	A 1	A ₆	A۹	DQ ₀ to DQ ₁₅	RESET	WP/ACC
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	Vid	Code	Н	Х
Auto-Select Device Code (1)	L	L	Н	Н	L	L	Vid	Code	Н	Х
Read (3)	L	L	Н	A	A ₁	A ₆	A۹	Dout	Н	Х
Standby	Н	Х	Х	Х	Х	Х	Х	HIGH-Z	Н	Х
Output Disable	L	Н	Н	Х	Х	Х	Х	HIGH-Z	Н	Х
Write (Program/Erase)	L	Н	L	A ₀	A 1	A ₆	A۹	Din	Н	Х
Enable Sector Group Protection (2), (4)	L	Vid		L	Н	L	VID	Х	Н	Х
Verify Sector Group Protection (2), (4)	L	L	Н	L	Н	L	VID	Code	Н	Х
Temporary Sector Group Unprotection (5)	Х	Х	Х	Х	Х	Х	Х	Х	Vid	Х
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L	Х
Boot Block Sector Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	L

Table 4 MBM29DL16XTE/BE User Bus Operations (BYTE = VIL)

Operation	CE	OE	WE	DQ15/ A-1	Ao	A 1	A	A۹	DQ ₀ to DQ ₇	RESET	WP/ACC
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	L	Vid	Code	Н	Х
Auto-Select Device Code (1)	L	L	Н	L	Н	L	L	Vid	Code	Н	Х
Read (3)	L	L	Н	A-1	A ₀	A ₁	A ₆	A9	Dout	Н	Х
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н	Х
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	HIGH-Z	Н	Х
Write (Program/Erase)	L	Н	L	A-1	A ₀	A ₁	A ₆	A9	DIN	Н	Х
Enable Sector Group Protection (2), (4)	L	Vid		L	L	Н	L	Vid	Х	Н	Х
Verify Sector Group Protection (2), (4)	L	L	Н	L	L	Н	L	Vid	Code	Н	Х
Temporary Sector Group Unprotection (5)	Х	х	Х	х	Х	Х	Х	х	Х	Vid	Х
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L	Х
Boot Block Sector Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L

Legend: $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} , $\Box \Gamma$ = Pulse input. See DC Characteristics for voltage levels.

Notes: 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 12.

- 2. Refer to the section on Sector Group Protection.
- 3. WE can be $V_{\mathbb{L}}$ if \overline{OE} is $V_{\mathbb{L}}$, \overline{OE} at $V_{\mathbb{H}}$ initiates the write operations.
- 4. Vcc = 3.3 V ± 10%
- 5. It is also used for the extended sector group protection.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

Table 5.1	Sector	Address	Tables	(MBM29DL161TE)	
-----------	--------	---------	--------	----------------	--

				Sec	tor /	Addr	ess			Sector	010000H to 01FFFFH 020000H to 02FFFH 030000H to 03FFFFH 040000H to 04FFFFH 050000H to 05FFFFH 060000H to 05FFFFH 070000H to 07FFFFH 080000H to 08FFFFH 080000H to 08FFFFH 080000H to 08FFFFH 0B0000H to 00FFFFH 0D0000H to 00FFFFH 0E0000H to 00FFFFH 100000H to 00FFFFH 110000H to 10FFFFH 120000H to 11FFFFH 130000H to 13FFFFH 140000H to 14FFFFH		
Bank	Sector	E	Bank	. Add	dress	5				Size (Kbytes/	(×8) Addross Bango	(×16) Address Range	
		A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Kwords)	Address Range	Address Kallge	
	SA0	0	0	0	0	0	Х	Х	Х	64/32	000000H to 00FFFFH	000000H to 007FFFH	
	SA1	0	0	0	0	1	Х	Х	Х	64/32	010000H to 01FFFFH	008000H to 00FFFFH	
	SA2	0	0	0	1	0	Х	Х	Х	64/32	020000H to 02FFFFH	010000H to 017FFFH	
	SA3	0	0	0	1	1	Х	Х	Х	64/32	030000H to 03FFFFH	018000H to 01FFFFH	
	SA4	0	0	1	0	0	Х	Х	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH	
	SA5	0	0	1	0	1	Х	Х	Х	64/32	050000H to 05FFFFH	028000H to 02FFFFH	
	SA6	0	0	1	1	0	Х	Х	Х	64/32	060000H to 06FFFFH	030000H to 037FFFH	
	SA7	0	0	1	1	1	Х	Х	Х	64/32	070000H to 07FFFFH	038000H to 03FFFFH	
	SA8	0	1	0	0	0	Х	Х	Х	64/32	080000H to 08FFFFH	040000H to 047FFFH	
	SA9	0	1	0	0	1	Х	Х	Х	64/32	090000H to 09FFFFH	048000H to 04FFFFH	
	SA10	0	1	0	1	0	Х	Х	Х	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH	
	SA11	0	1	0	1	1	Х	Х	Х	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH	
	SA12	0	1	1	0	0	Х	Х	Х	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH	
	SA13	0	1	1	0	1	Х	Х	Х	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH	
	SA14	0	1	1	1	0	Х	Х	Х	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH	
Bank 2	SA15	0	1	1	1	1	Х	Х	Х	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH	
	SA16	1	0	0	0	0	Х	Х	Х	64/32	100000H to 10FFFFH	080000H to 087FFFH	
	SA17	1	0	0	0	1	Х	Х	Х	64/32	110000H to 11FFFFH	088000H to 08FFFFH	
	SA18	1	0	0	1	0	Х	Х	Х	64/32	120000H to 12FFFFH	090000H to 097FFFH	
	SA19	1	0	0	1	1	Х	Х	Х	64/32	130000H to 13FFFFH	098000H to 09FFFFH	
	SA20	1	0	1	0	0	Х	Х	Х	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH	
	SA21	1	0	1	0	1	Х	Х	Х	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH	
	SA22	1	0	1	1	0	Х	Х	Х	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH	
	SA23	1	0	1	1	1	Х	Х	Х	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH	
	SA24	1	1	0	0	0	Х	Х	Х	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH	
	SA25	1	1	0	0	1	Х	Х	Х	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH	
	SA26	1	1	0	1	0	Х	Х	Х	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH	
	SA27	1	1	0	1	1	Х	Х	Х	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH	
	SA28	1	1	1	0	0	Х	Х	Х	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH	
	SA29	1	1	1	0	1	Х	Х	Х	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH	
	SA30	1	1	1	1	0	Х	Х	Х	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH	
	SA31	1	1	1	1	1	0	0	0	8/4	1F0000H to 1F1FFFH	0F8000H to 0F8FFFH	
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000H to 1F3FFFH	0F9000H to 0F9FFFH	
	SA33	1	1	1	1	1	0	1	0	8/4	1F4000H to 1F5FFFH	0FA000H to 0FAFFFH	
Bank 1	SA34	1	1	1	1	1	0	1	1	8/4	1F6000H to 1F7FFFH	0FB000H to 0FBFFFH	
Dank I	SA35	1	1	1	1	1	1	0	0	8/4	1F8000H to 1F9FFFH	0FC000H to 0FCFFFH	
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000H to 1FBFFFH	0FD000H to 0FDFFFH	
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000H to 1FDFFFH	0FE000H to 0FEFFFH	
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000H to 1FFFFFH	0FF000H to 0FFFFFH	

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = \text{V}_{\text{IL}}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = \text{V}_{\text{IH}}$)

Bank Soctor				Sec	tor /	Addr	ess			Sector		
Bank	Sector	E	Bank	Add	dres	5				Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
		A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Kwords)	/ dui ooo nango	/laarooo nango
	SA38	1	1	1	1	1	Х	Х	Х	64/32	1F0000H to 1FFFFFH	0F8000H to 0FFFFFH
	SA37	1	1	1	1	0	Х	Х	Х	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA36	1	1	1	0	1	Х	Х	Х	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA35	1	1	1	0	0	Х	Х	Х	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA34	1	1	0	1	1	Х	Х	Х	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA33	1	1	0	1	0	Х	Х	Х	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA32	1	1	0	0	1	Х	Х	Х	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA31	1	1	0	0	0	Х	Х	Х	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA30	1	0	1	1	1	Х	Х	Х	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA29	1	0	1	1	0	Х	Х	Х	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA28	1	0	1	0	1	Х	Х	Х	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA27	1	0	1	0	0	Х	Х	Х	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA26	1	0	0	1	1	Х	Х	Х	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA25	1	0	0	1	0	Х	Х	Х	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA24	1	0	0	0	Х	Х	Х	Х	64/32	110000H to 11FFFFH	088000H to 08FFFFH
Bank 2	SA23	1	0	0	0	0	Х	Х	Х	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA22	0	1	1	1	1	Х	Х	Х	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA21	0	1	1	1	0	Х	Х	Х	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA20	0	1	1	0	1	Х	Х	Х	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA19	0	1	1	0	0	Х	Х	Х	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA18	0	1	0	1	1	Х	Х	Х	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA17	0	1	0	1	0	Х	Х	Х	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA16	0	1	0	0	1	Х	Х	Х	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA15	0	1	0	0	0	Х	Х	Х	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA14	0	0	1	1	1	Х	Х	Х	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA13	0	0	1	1	0	Х	Х	Х	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA12	0	0	1	0	1	Х	Х	Х	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA11	0	0	1	0	0	Х	Х	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA10	0	0	0	1	1	Х	Х	Х	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA9	0	0	0	1	0	Х	Х	Х	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA8	0	0	0	0	1	Х	Х	Х	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA7	0	0	0	0	0	1	1	1	8/4	00E000H to 00FFFFH	007000H to 007FFFH
	SA6	0	0	0	0	0	1	1	0	8/4	00C000H to 00DFFFH	006000H to 006FFFH
	SA5	0	0	0	0	0	1	0	1	8/4	00A000H to 00BFFFH	005000H to 005FFFH
Bank 1	SA4	0	0	0	0	0	1	0	0	8/4	008000H to 009FFFH	004000H to 004FFFH
Dalik I	SA3	0	0	0	0	0	0	1	1	8/4	006000H to 007FFFH	003000H to 003FFFH
	SA2	0	0	0	0	0	0	1	0	8/4	004000H to 005FFFH	002000H to 002FFFH
	SA1	0	0	0	0	0	0	0	1	8/4	002000H to 003FFFH	001000H to 001FFFH
	SA0	0	0	0	0	0	0	0	0	8/4	000000H to 001FFFH	000000H to 000FFFH

Table 5.2	Sector	Address	Tables	(MBM29DL	.161BE)
-----------	--------	---------	--------	----------	---------

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = V_{IL}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = V_{IH}$).

Bank Sector				Sec	tor <i>i</i>	Addr	ess			Sector		
Bank	Sector	l Ac	Bank ddre	(SS						Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
		A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Kworas)		
	SA0	0	0	0	0	0	Х	Х	Х	64/32	000000H to 00FFFFH	000000H to 007FFFH
	SA1	0	0	0	0	1	Х	Х	Х	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA2	0	0	0	1	0	Х	Х	Х	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA3	0	0	0	1	1	Х	Х	Х	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA4	0	0	1	0	0	Х	Х	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA5	0	0	1	0	1	Х	Х	Х	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA6	0	0	1	1	0	Х	Х	Х	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA7	0	0	1	1	1	Х	Х	Х	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA8	0	1	0	0	0	Х	Х	Х	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA9	0	1	0	0	1	Х	Х	Х	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA10	0	1	0	1	0	Х	Х	Х	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA11	0	1	0	1	1	Х	Х	Х	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA12	0	1	1	0	0	Х	Х	Х	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
Daula	SA13	0	1	1	0	1	Х	Х	Х	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
Bank 2	SA14	0	1	1	1	0	Х	Х	Х	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA15	0	1	1	1	1	Х	Х	Х	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA16	1	0	0	0	0	Х	Х	Х	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA17	1	0	0	0	1	Х	Х	Х	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA18	1	0	0	1	0	Х	Х	Х	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA19	1	0	0	1	1	Х	Х	Х	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA20	1	0	1	0	0	Х	Х	Х	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA21	1	0	1	0	1	Х	Х	Х	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA22	1	0	1	1	0	Х	Х	Х	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA23	1	0	1	1	1	Х	Х	Х	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA24	1	1	0	0	0	Х	Х	Х	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA25	1	1	0	0	1	Х	Х	Х	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA26	1	1	0	1	0	Х	Х	Х	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA27	1	1	0	1	1	Х	Х	Х	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA28	1	1	1	0	0	Х	Х	Х	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA29	1	1	1	0	1	Х	Х	Х	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA30	1	1	1	1	0	Х	Х	Х	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA31	1	1	1	1	1	0	0	0	8/4	1F0000H to 1F1FFFH	0F8000H to 0F8FFFH
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000H to 1F3FFFH	0F9000H to 0F9FFFH
Bank 1	SA33	1	1	1	1	1	0	1	0	8/4	1F4000H to 1F5FFFH	0FA000H to 0FAFFFH
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000H to 1F7FFFH	0FB000H to 0FBFFFH
	SA35	1	1	1	1	1	1	0	0	8/4	1F8000H to 1F9FFFH	0FC000H to 0FCFFFH
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000H to 1FBFFFH	0FD000H to 0FDFFFH
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000H to 1FDFFFH	0FE000H to 0FEFFFH
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000H to 1FFFFFH	0FF000H to 0FFFFFH

Table 6.1 Sector Address Tables (MBM29DL162TE)

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = \text{V}_{\text{IL}}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = \text{V}_{\text{IH}}$)

				Sec	tor /	Addr	ess			Sector			
Bank	Sector		Bank ddres							Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range	
		A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	rworas)			
	SA38	1	1	1	1	1	Х	Х	Х	64/32	1F0000H to 1FFFFFH	0F8000H to 0FFFFFH	
	SA37	1	1	1	1	0	Х	Х	Х	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH	
	SA36	1	1	1	0	1	Х	Х	Х	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH	
	SA35	1	1	1	0	0	Х	Х	Х	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH	
	SA34	1	1	0	1	1	Х	Х	Х	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH	
	SA33	1	1	0	1	0	Х	Х	Х	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH	
	SA32	1	1	0	0	1	Х	Х	Х	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH	
	SA31	1	1	0	0	0	Х	Х	Х	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH	
	SA30	1	0	1	1	1	Х	Х	Х	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH	
	SA29	1	0	1	1	0	Х	Х	Х	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH	
	SA28	1	0	1	0	1	Х	Х	Х	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH	
	SA27	1	0	1	0	0	Х	Х	Х	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH	
	SA26	1	0	0	1	1	Х	Х	Х	64/32	130000H to 13FFFFH	098000H to 09FFFFH	
Bank 2	SA25	1	0	0	1	0	Х	Х	Х	64/32	120000H to 12FFFFH	090000H to 097FFFH	
Dank 2	SA24	1	0	0	0	Х	Х	Х	Х	64/32	110000H to 11FFFFH	088000H to 08FFFFH	
	SA23	1	0	0	0	0	Х	Х	Х	64/32	100000H to 10FFFFH	080000H to 087FFFH	
	SA22	0	1	1	1	1	Х	Х	Х	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH	
	SA21	0	1	1	1	0	Х	Х	Х	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH	
	SA20	0	1	1	0	1	Х	Х	Х	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH	
	SA19	0	1	1	0	0	Х	Х	Х	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH	
	SA18	0	1	0	1	1	Х	Х	Х	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH	
	SA17	0	1	0	1	0	Х	Х	Х	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH	
	SA16	0	1	0	0	1	Х	Х	Х	64/32	090000H to 09FFFFH	048000H to 04FFFFH	
	SA15	0	1	0	0	0	Х	Х	Х	64/32	080000H to 08FFFFH	040000H to 047FFFH	
	SA14	0	0	1	1	1	Х	Х	Х	64/32	070000H to 07FFFFH	038000H to 03FFFFH	
	SA13	0	0	1	1	0	Х	Х	Х	64/32	060000H to 06FFFFH	030000H to 037FFFH	
	SA12	0	0	1	0	1	Х	Х	Х	64/32	050000H to 05FFFFH	028000H to 02FFFFH	
	SA11	0	0	1	0	0	Х	Х	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH	
	SA10	0	0	0	1	1	Х	Х	Х	64/32	030000H to 03FFFFH	018000H to 01FFFFH	
	SA9	0	0	0	1	0	Х	Х	Х	64/32	020000H to 02FFFFH	010000H to 017FFFH	
	SA8	0	0	0	0	1	Х	Х	Х	64/32	010000H to 01FFFFH	008000H to 00FFFFH	
	SA7	0	0	0	0	0	1	1	1	8/4	00E000H to 00FFFFH	007000H to 007FFFH	
	SA6	0	0	0	0	0	1	1	0	8/4	00C000H to 00DFFFH	006000H to 006FFFH	
Bank 1	SA5	0	0	0	0	0	1	0	1	8/4	00A000H to 00BFFFH	005000H to 005FFFH	
	SA4	0	0	0	0	0	1	0	0	8/4	008000H to 009FFFH	004000H to 004FFFH	
	SA3	0	0	0	0	0	0	1	1	8/4	006000H to 007FFFH	003000H to 003FFFH	
	SA2	0	0	0	0	0	0	1	0	8/4	004000H to 005FFFH	002000H to 002FFFH	
	SA1	0	0	0	0	0	0	0	1	8/4	002000H to 003FFFH	001000H to 001FFFH	
	SA0	0	0	0	0	0	0	0	0	8/4	000000H to 001FFFH	000000H to 000FFFH	

Table 6.2	Sector	Address	Tables	(MBM29DL162BE)
-----------	--------	---------	--------	----------------

Note: The address range is A_{19} : A_{-1} if in byte mode ($\overline{\text{BYTE}} = V_{IL}$). The address range is A_{19} : A_0 if in word mode ($\overline{\text{BYTE}} = V_{IH}$).

Baltin Sector DA Address Range Address Range Address Range Address Range Address Range SA0 0					Sec	tor /	Addr	ess			Sector		
Ava Galo Out Out Out Ava X X Solution Out Out Out Ava X Solution Out Out Out X X Solution Out Out Out Value Value Out Out Value Value Out Out Value Value Out Value	Bank	Sector	В	Α							Size (Kbytes/	(×8) Address Range	(×16) Address Bange
SA1 0 0 0 1 X X X 64/32 010000H to 01FFFFH 008000H to 07FFFFH SA2 0 0 1 1 X X 64/32 020000H to 03FFFFH 018000H to 01FFFFH SA4 0 0 1 1 X X 64/32 03000H to 03FFFFH 018000H to 02FFFFH SA4 0 0 1 0 X X 64/32 060000H to 04FFFFH 020000H to 03FFFFH 03000H to 03FFFFH 030000H to 03FFFFH 04000H to 04FFFFH S3000H to 03FFFFH 04000H to 04FFFFH S3000H to 03FFFFH 04000H to 04FFFFH S3000H to 05FFFH 048000H to 05FFFFH S3000H to 05FFFFH S432 D0000H to 05FFFFH S3000H to 05FFFFH S3000H to 05FFFFH S3000H to 05FFFFH S3000H to 05FFFFH <th></th> <th></th> <th>A19</th> <th>A18</th> <th>A17</th> <th>A16</th> <th>A15</th> <th>A14</th> <th>A13</th> <th>A12</th> <th>Kwords)</th> <th>Address Range</th> <th>Address Range</th>			A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Kwords)	Address Range	Address Range
SA2 0 0 1 0 X X X 64/32 020000H to 02FFFFH 010000H to 017FFFH SA3 0 0 0 1 1 X X 64/32 030000H to 03FFFFH 018000H to 017FFFH SA4 0 0 1 0 0 X X 64/32 040000H to 03FFFFH 028000H to 027FFFH SA6 0 0 1 1 X X 64/32 050000H to 03FFFFH 03000H to 03FFFFH SA8 0 1 0 0 X X 64/32 09000H to 03FFFFH 04000H to 04FFFFH SA1 0 1 0 X X 64/32 08000H to 03FFFFH 05000H to 05FFFH SA11 0 1 0 X X 64/32 00000H to 04FFFFH 05000H to 05FFFH SA13 0 1 1 X X 64/32 00000H to 04FFFFH 05000H to 05FFFH SA13 0		SA0	0	0	0	0	0	Х	Х	Х	64/32	000000H to 00FFFFH	000000H to 007FFFH
SA3 0 0 1 1 X X X 64/32 030000H to 03FFFFH 018000H to 01FFFFH SA4 0 0 1 0 0 X X 64/32 040000H to 03FFFFH 02000H to 02FFFFH SA6 0 0 1 1 0 X X 64/32 060000H to 03FFFFH 03000H to 03FFFFH SA7 0 0 1 1 0 X X 64/32 060000H to 07FFFFH 03000H to 03FFFFH SA8 0 1 0 0 X X 64/32 08000H to 03FFFFH 04000H to 04FFFFH SA10 0 1 0 X X 64/32 08000H to 03FFFFH 05000H to 05FFFH SA11 0 1 0 X X 64/32 08000H to 05FFFFH 05800H to 05FFFH SA11 0 1 1 X X 64/32 00000H to 05FFFFH 05800H to 05FFFH SA11 0		SA1	0	0	0	0	1	Х	Х	Х	64/32	010000H to 01FFFFH	008000H to 00FFFFH
SA4 0 0 1 0 0 X X X 64/32 040000H to 04FFFFH 020000H to 027FFFH SA6 0 0 1 0 X X 64/32 050000H to 03FFFFH 028000H to 03FFFFH SA7 0 0 1 1 X X 64/32 060000H to 03FFFFH 038000H to 03FFFFH SA8 0 1 0 0 X X 64/32 08000H to 03FFFFH 04000H to 04FFFFH SA10 0 1 0 X X 64/32 08000H to 03FFFFH 04800H to 05FFFH SA11 0 1 0 X X 64/32 08000H to 05FFFH 05800H to 05FFFH SA11 0 1 0 X X 64/32 00000H to 0FFFFH 05800H to 05FFFH SA12 0 1 1 X X 64/32 00000H to 0FFFFH 06800H to 07FFFH SA14 0 1 1 X </td <td></td> <td>SA2</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>64/32</td> <td>020000H to 02FFFFH</td> <td>010000H to 017FFFH</td>		SA2	0	0	0	1	0	Х	Х	Х	64/32	020000H to 02FFFFH	010000H to 017FFFH
SA5 0 0 1 0 1 X X X 64/32 050000H to 05FFFH 028000H to 027FFFH SA6 0 0 1 1 0 X X 64/32 060000H to 05FFFH 038000H to 037FFFH SA7 0 0 1 1 1 X X 64/32 06000H to 07FFFH 03800H to 037FFFH SA8 0 1 0 0 X X 64/32 09000H to 08FFFH 04000H to 047FFFH SA10 0 1 0 X X 64/32 09000H to 08FFFH 058000H to 05FFFH SA11 0 1 0 X X 64/32 00000H to 07FFFH 058000H to 05FFFH SA12 0 1 1 X X 64/32 00000H to 0FFFFH 06000H to 07FFFH SA14 0 1 1 X X 64/32 00000H to 0FFFFH 07000H to 07FFFH SA14 0 1		SA3	0	0	0	1	1	Х	Х	Х	64/32	030000H to 03FFFFH	018000H to 01FFFFH
SA6 0 0 1 1 0 X X X 64/32 060000H to 03FFFFH 030000H to 03FFFFH SA7 0 0 1 1 1 X X 64/32 070000H to 07FFFFH 030000H to 03FFFFH SA8 0 1 0 0 X X 64/32 080000H to 08FFFFH 040000H to 047FFFH SA10 0 1 0 X X 64/32 080000H to 08FFFFH 050000H to 057FFFH SA11 0 1 0 X X 64/32 020000H to 08FFFFH 050000H to 057FFFH SA11 0 1 1 X X 64/32 020000H to 08FFFFH 050000H to 077FFFH SA14 0 1 1 X X 64/32 020000H to 0FFFFH 070000H to 077FFFH SA15 0 1 1 X X 64/32 100000H to 10FFFFH 08000H to 087FFFH SA16 1 0 0		SA4	0	0	1	0	0	Х	Х	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH
SA7 0 0 1 1 X X X 64/32 070000H to 07FFFFH 038000H to 03FFFFH SA8 0 1 0 0 X X X 64/32 080000H to 03FFFFH 040000H to 047FFFH SA9 0 1 0 1 X X 64/32 080000H to 03FFFFH 048000H to 047FFFH SA10 0 1 0 X X 64/32 090000H to 05FFFH 050000H to 05FFFH SA11 0 1 1 X X 64/32 0C0000H to 07FFFH 06800H to 06FFFFH SA12 0 1 1 X X 64/32 0E0000H to 0FFFFH 06800H to 07FFFH SA15 0 1 1 X X 64/32 0F0000H to 0FFFFH 07800H to 07FFFH SA16 1 0 0 X X 64/32 10000H to 12FFFH 07800H to 07FFFH SA14 0 0 1 X <td< td=""><td></td><td>SA5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>Х</td><td>Х</td><td>Х</td><td>64/32</td><td>050000H to 05FFFFH</td><td>028000H to 02FFFFH</td></td<>		SA5	0	0	1	0	1	Х	Х	Х	64/32	050000H to 05FFFFH	028000H to 02FFFFH
SA8 0 1 0 0 X X X 64/32 080000H to 08FFFFH 040000H to 047FFFH SA9 0 1 0 0 1 X X X 64/32 09000H to 08FFFFH 04000H to 04FFFFH SA10 0 1 0 X X X 64/32 040000H to 08FFFFH 05000H to 057FFFH SA11 0 1 0 X X 64/32 060000H to 06FFFFH 050000H to 057FFFH SA13 0 1 1 0 X X 64/32 0E0000H to 0FFFFH 060000H to 067FFFH SA14 0 1 1 X X 64/32 0E0000H to 0FFFFH 068000H to 07FFFH SA15 0 1 1 X X 64/32 10000H to 10FFFFH 07800H to 07FFFH SA14 0 0 1 X X 64/32 10000H to 11FFFH 08000H to 087FFFH SA18 0 0		SA6	0	0	1	1	0	Х	Х	Х	64/32	060000H to 06FFFFH	030000H to 037FFFH
SA9 0 1 0 0 1 X X X 64/32 09000H to 09FFFH 048000H to 04FFFH SA10 0 1 0 1 0 X X 64/32 0A0000H to 03FFFH 05000H to 05FFFH SA11 0 1 1 X X 64/32 0C0000H to 05FFFH 06000H to 06FFFH SA12 0 1 1 0 X X 64/32 0C0000H to 05FFFH 06000H to 06FFFH SA14 0 1 1 X X 64/32 0E0000H to 0FFFFH 06000H to 07FFFH SA15 0 1 1 X X 64/32 0E0000H to 0FFFFH 07000H to 07FFFH SA16 1 0 0 X X 64/32 10000H to 15FFFH 07800H to 087FFFH SA16 1 0 0 1 X X 64/32 10000H to 12FFFH 08800H to 08FFFH SA17 1 0 0		SA7	0	0	1	1	1	Х	Х	Х	64/32	070000H to 07FFFFH	038000H to 03FFFFH
SA10 0 1 0 X X A 64/32 0A0000H to 0AFFFFH 050000H to 057FFFH Bank 2 SA11 0 1 1 X X X 64/32 0B0000H to 0FFFFH 058000H to 05FFFFH SA12 0 1 1 0 X X X 64/32 0C0000H to 0FFFFH 068000H to 06FFFFH SA13 0 1 1 0 X X 64/32 0D000H to 0FFFFH 068000H to 0FFFFH SA15 0 1 1 1 X X 64/32 0F0000H to 0FFFFH 07800H to 07FFFH SA16 1 0 0 1 X X 64/32 10000H to 1FFFFH 07800H to 08FFFH SA17 1 0 0 1 X X 64/32 120000H to 12FFFH 08000H to 08FFFH SA18 1 0 0 1 X X 64/32 130000H to 13FFFFH 08000H to 03FFFFH		SA8	0	1	0	0	0	Х	Х	Х	64/32	080000H to 08FFFFH	040000H to 047FFFH
Bank 2 SA11 0 1 1 X X X 64/32 OB0000H to 0BFFFH 058000H to 05FFFH SA12 0 1 1 0 0 X X X 64/32 0C0000H to 0DFFFFH 068000H to 06FFFFH SA13 0 1 1 0 X X X 64/32 0D0000H to 0DFFFFH 068000H to 06FFFFH SA14 0 1 1 1 X X K 64/32 0E0000H to 0FFFFH 07800H to 07FFFH SA15 0 1 1 1 X X K 64/32 0E0000H to 0FFFFH 07800H to 07FFFH SA16 1 0 0 0 X X 64/32 10000H to 10FFFFH 08000H to 087FFFH SA18 1 0 0 1 X X 64/32 130000H to 13FFFH 08000H to 087FFFH SA19 1 0 1 X X 64/32 130000H to 14FFFH		SA9	0	1	0	0	1	Х	Х	Х	64/32	090000H to 09FFFFH	048000H to 04FFFFH
Bank 2 SA12 0 1 1 0 0 X X X 64/32 OC0000H to OCFFFFH 06000H to 067FFFH SA13 0 1 1 0 1 X X X 64/32 OD0000H to OCFFFFH 068000H to 067FFFH SA14 0 1 1 1 X X X 64/32 OD0000H to OFFFFH 070000H to 077FFFH SA15 0 1 1 1 X X 64/32 OF0000H to 0FFFFH 078000H to 077FFFH SA16 1 0 0 0 X X 64/32 100000H to 10FFFFH 078000H to 087FFFH SA17 1 0 0 1 X X 64/32 120000H to 13FFFFH 08800H to 087FFFH SA18 1 0 0 1 X X 64/32 130000H to 14FFFFH 08000H to 087FFFH SA21 1 0 1 X X 64/32 140000H to 14FFFFH<		SA10	0	1	0	1	0	Х	Х	Х	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
SA12 0 1 1 0 0 X X X 64/32 OC0000H to OCFFFFH 060000H to 0FFFFH SA13 0 1 1 0 1 X X X 64/32 OD0000H to OFFFFH 06800H to 06FFFH SA14 0 1 1 1 X X 64/32 0F0000H to OFFFFH 07800H to 07FFFH SA15 0 1 1 1 X X 64/32 10000H to 0FFFFH 07800H to 07FFFH SA16 1 0 0 1 X X 64/32 10000H to 1FFFH 07800H to 07FFFH SA17 1 0 0 1 X X 64/32 120000H to 12FFFH 08000H to 087FFFH SA19 1 0 1 X X 64/32 130000H to 13FFFH 08000H to 07FFFH SA20 1 0 1 X X 64/32 16000H to 14FFFH 08000H to 087FFFH SA21	Denk 0	SA11	0	1	0	1	1	Х	Х	Х	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
SA14 0 1 1 1 0 X X SA 64/32 0E0000H to 0EFFFH 07000H to 07FFFH SA15 0 1 1 1 X X X 64/32 0F000H to 0FFFFH 07800H to 07FFFH SA16 1 0 0 0 X X X 64/32 10000H to 10FFFFH 07800H to 07FFFH SA17 1 0 0 1 X X 64/32 10000H to 10FFFFH 08000H to 08FFFH SA18 1 0 0 1 X X 64/32 12000H to 13FFFH 09000H to 09FFFH SA20 1 0 1 X X 64/32 13000H to 14FFFH 0A000H to 0A7FFFH SA21 1 0 1 X X 64/32 13000H to 15FFFH 0A000H to 0A7FFFH SA22 1 0 1 X X 64/32 16000H to 15FFFH 0A000H to 0A7FFFH SA22 1	Bank 2	SA12	0	1	1	0	0	Х	Х	Х	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
SA15 0 1 1 1 X X X 64/32 0F000H to 0FFFFH 07800H to 07FFFFH SA16 1 0 0 0 X X X 64/32 10000H to 10FFFFH 08000H to 087FFFH SA17 1 0 0 1 X X K 64/32 11000H to 10FFFFH 08000H to 087FFFH SA18 1 0 0 1 X X K 64/32 12000H to 13FFFH 09000H to 097FFFH SA19 1 0 0 1 X X 64/32 12000H to 13FFFH 09800H to 097FFFH SA20 1 0 1 X X 64/32 14000H to 14FFFH 0A000H to 0A7FFFH SA21 1 0 1 X X 64/32 16000H to 15FFFH 0A800H to 08FFFFH SA23 1 0 1 X X 64/32 18000H to 17FFFH 0B800H to 07FFFH SA24 1 <td></td> <td>SA13</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>64/32</td> <td>0D0000H to 0DFFFFH</td> <td>068000H to 06FFFFH</td>		SA13	0	1	1	0	1	Х	Х	Х	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
SA16 1 0 0 0 X X SA 64/32 100000H to 10FFFH 080000H to 087FFFH SA17 1 0 0 1 X X X 64/32 110000H to 10FFFH 088000H to 087FFFH SA18 1 0 0 1 1 X X 64/32 120000H to 12FFFH 09000H to 097FFFH SA19 1 0 1 1 X X 64/32 130000H to 13FFFFH 09800H to 097FFFH SA20 1 0 1 1 X X 64/32 130000H to 13FFFFH 09800H to 0A7FFFH SA21 1 0 1 1 X X 64/32 160000H to 13FFFFH 0A000H to 0A7FFFH SA22 1 0 1 1 X X 64/32 160000H to 13FFFFH 0A000H to 0A7FFFH SA22 1 0 1 X X 64/32 160000H to 13FFFFH 0B000H to 0A7FFFH SA23		SA14	0	1	1	1	0	Х	Х	Х	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
SA17 1 0 0 1 X X 64/32 110000H to 11FFFFH 088000H to 08FFFH SA18 1 0 0 1 0 X X X 64/32 120000H to 11FFFH 09000H to 097FFH SA19 1 0 0 1 1 X X 64/32 130000H to 13FFFH 09800H to 097FFH SA20 1 0 1 1 X X 64/32 14000H to 14FFFH 04000H to 0A7FFFH SA21 1 0 1 1 X X 64/32 150000H to 15FFFH 0A000H to 0A7FFFH SA22 1 0 1 1 X X 64/32 16000H to 15FFFH 0A800H to 0B7FFH SA23 1 0 1 1 X X 64/32 170000H to 17FFFH 0B800H to 0FFFH SA23 1 0 0 X X 64/32 18000H to 18FFFFH 0C000H to 0C7FFFH SA25 <td></td> <td>SA15</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>64/32</td> <td>0F0000H to 0FFFFFH</td> <td>078000H to 07FFFFH</td>		SA15	0	1	1	1	1	Х	Х	Х	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
SA18 1 0 1 0 X X 64/32 120000H to 12FFFH 09000H to 097FFFH SA19 1 0 1 1 X X 64/32 130000H to 13FFFH 09800H to 097FFFH SA20 1 0 1 0 X X 64/32 140000H to 14FFFH 04000H to 0A7FFFH SA21 1 0 1 X X 64/32 150000H to 15FFFH 0A8000H to 0A7FFFH SA22 1 0 1 X X 64/32 150000H to 15FFFH 0A8000H to 0A7FFFH SA23 1 0 1 1 X X 64/32 160000H to 15FFFH 0B000H to 0B7FFH SA24 1 1 0 0 X X 64/32 180000H to 18FFFH 0C000H to 0C7FFFH SA25 1 1 0 0 X X 64/32 180000H to 18FFFH 0C000H to 0C7FFFH SA26 1 1 0 <	-	SA16	1	0	0	0	0	Х	Х	Х	64/32	100000H to 10FFFFH	080000H to 087FFFH
SA19 1 0 0 1 1 X X K 64/32 13000H to 13FFFH 09800H to 09FFFH SA20 1 0 1 0 X X X 64/32 14000H to 13FFFH 0A000H to 0A7FFFH SA21 1 0 1 0 X X X 64/32 15000H to 15FFFH 0A800H to 0A7FFFH SA21 1 0 1 1 X X X 64/32 15000H to 15FFFH 0A800H to 0AFFFFH SA22 1 0 1 1 X X X 64/32 16000H to 16FFFH 0A800H to 0BFFFH SA23 1 0 1 1 X X X 64/32 17000H to 17FFFH 0B800H to 0FFFH SA24 1 1 0 0 X X X 64/32 18000H to 18FFFH 0C000H to 0C7FFH SA25 1 1 0 0 X X 64/32		SA17	1	0	0	0	1	Х	Х	Х	64/32	110000H to 11FFFFH	088000H to 08FFFFH
SA20 1 0 1 0 0 X X 64/32 140000H to 14FFFFH 0A0000H to 0A7FFFH SA21 1 0 1 0 1 X X 64/32 150000H to 15FFFH 0A8000H to 0A7FFFH SA22 1 0 1 1 0 X X 64/32 160000H to 15FFFH 0B8000H to 0B7FFH SA23 1 0 1 1 X X 64/32 170000H to 17FFFH 0B8000H to 0B7FFH SA23 1 0 0 1 X X 64/32 180000H to 18FFFH 0C0000H to 0C7FFFH SA24 1 1 0 0 X X 64/32 180000H to 18FFFH 0C800H to 0C7FFH SA25 1 1 0 1 X X 64/32 180000H to 18FFFH 0D800H to 0FFFH SA26 1 1 0 1 X X 64/32 1B0000H to 12FFFH 0B800H to 0E7FFH		SA18	1	0	0	1	0	Х	Х	Х	64/32	120000H to 12FFFFH	090000H to 097FFFH
SA21 1 0 1 X X X 64/32 150000H to 15FFFH 0A8000H to 0AFFFFH SA22 1 0 1 1 0 X X X 64/32 160000H to 15FFFH 0B0000H to 0B7FFFH SA23 1 0 1 1 X X X 64/32 160000H to 17FFFFH 0B0000H to 0B7FFFH SA24 1 1 0 0 X X X 64/32 180000H to 17FFFFH 0B0000H to 0C7FFFH SA24 1 1 0 0 1 X X 64/32 180000H to 18FFFFH 0C0000H to 0C7FFFH SA25 1 1 0 1 X X 64/32 19000H to 18FFFFH 0C8000H to 0CFFFFH SA25 1 1 0 1 X X 64/32 18000H to 18FFFFH 0D0000H to 0D7FFFH SA26 1 1 0 X X 64/32 10000H to 1FFFFH 0E000H t		SA19	1	0	0	1	1	Х	Х	Х	64/32	130000H to 13FFFFH	098000H to 09FFFFH
SA22 1 0 1 1 0 X X 64/32 160000H to 16FFFH 0B0000H to 0B7FFFH SA23 1 0 1 1 1 X X 64/32 170000H to 17FFFH 0B8000H to 0B7FFFH SA24 1 1 0 0 X X X 64/32 180000H to 17FFFH 0B8000H to 0C7FFFH SA24 1 1 0 0 X X K 64/32 180000H to 18FFFFH 0C0000H to 0C7FFFH SA25 1 1 0 0 X X K 64/32 190000H to 19FFFFH 0C8000H to 0C7FFFH SA26 1 1 0 1 X X K 64/32 180000H to 18FFFFH 0D0000H to 0D7FFFH SA27 1 1 0 1 X X 64/32 1B0000H to 12FFFH 0B8000H to 0E7FFFH SA28 1 1 1 X X K 64/32 1D00		SA20	1	0	1	0	0	Х	Х	Х	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
SA23 1 0 1 1 X X K 64/32 170000H to 17FFFFH 0B8000H to 0BFFFFH SA24 1 1 0 0 X X X 64/32 180000H to 17FFFFH 0C0000H to 0C7FFFH SA25 1 1 0 0 1 X X 64/32 190000H to 19FFFFH 0C8000H to 0C7FFFH SA26 1 1 0 1 X X 64/32 190000H to 18FFFFH 0C8000H to 0D7FFFH SA26 1 1 0 1 X X 64/32 140000H to 18FFFFH 0D0000H to 0D7FFFH SA27 1 1 0 1 X X 64/32 1B0000H to 18FFFFH 0D8000H to 0D7FFFH SA28 1 1 1 0 X X 64/32 1C0000H to 12FFFFH 0E0000H to 0E7FFFH SA30 1 1 1 0 X X 64/32 1D0000H to 1EFFFFH 0F0000H to 0F8FFFH <td></td> <td>SA21</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>64/32</td> <td>150000H to 15FFFFH</td> <td>0A8000H to 0AFFFFH</td>		SA21	1	0	1	0	1	Х	Х	Х	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
SA24 1 1 0 0 X X X 64/32 180000H to 18FFFFH 0C0000H to 0C7FFFH SA25 1 1 0 0 1 X X 64/32 190000H to 18FFFFH 0C8000H to 0C7FFFH SA26 1 1 0 1 X X 64/32 190000H to 19FFFH 0C8000H to 0D7FFFH SA26 1 1 0 1 X X 64/32 1A0000H to 18FFFH 0D0000H to 0D7FFFH SA27 1 1 0 1 X X 64/32 1B0000H to 18FFFH 0D8000H to 0D7FFFH SA28 1 1 1 0 X X 64/32 1B0000H to 12FFFH 0E0000H to 0E7FFFH SA29 1 1 1 0 X X 64/32 1D0000H to 12FFFFH 0E0000H to 0F7FFH SA30 1 1 1 0 X X 64/32 1E0000H to 1EFFFH 0F8000H to 0F8FFH		SA22	1	0	1	1	0	Х	Х	Х	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
SA25 1 1 0 0 1 X X X 64/32 190000H to 19FFFH 0C8000H to 0CFFFH SA26 1 1 0 1 0 X X 64/32 1A0000H to 19FFFH 0D0000H to 0D7FFFH SA27 1 1 0 1 X X X 64/32 1B0000H to 18FFFH 0D0000H to 0D7FFFH SA27 1 1 0 1 X X K 64/32 1B0000H to 18FFFH 0D8000H to 0D7FFFH SA28 1 1 0 0 X X 64/32 1C0000H to 1CFFFFH 0E0000H to 0E7FFFH SA28 1 1 1 0 X X K 64/32 1C0000H to 1DFFFFH 0E0000H to 0E7FFFH SA29 1 1 1 0 X X K 64/32 1E0000H to 1EFFFH 0E8000H to 0F7FFH SA30 1 1 1 0 0 8/4 1F0000H t		SA23	1	0	1	1	1	Х	Х	Х	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
SA26 1 1 0 1 0 X X X 64/32 1A0000H to 1AFFFFH 0D0000H to 0D7FFFH SA27 1 1 0 1 1 X X 64/32 1B0000H to 1AFFFFH 0D0000H to 0D7FFFH SA28 1 1 1 0 0 X X 64/32 1B0000H to 1BFFFFH 0D8000H to 0D7FFFH SA28 1 1 1 0 0 X X 64/32 1C0000H to 1CFFFFH 0D8000H to 0E7FFFH SA29 1 1 1 0 1 X X 64/32 1D0000H to 1DFFFFH 0E8000H to 0E7FFFH SA30 1 1 1 0 X X 64/32 1E0000H to 1EFFFFH 0E8000H to 0F7FFFH SA31 1 1 1 0 X X 64/32 1E0000H to 1F3FFFH 0F8000H to 0F8FFFH SA32 1 1 1 0 0 8/4 1F2000H to 1F3FFFH <td></td> <td>SA24</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>64/32</td> <td>180000H to 18FFFFH</td> <td>0C0000H to 0C7FFFH</td>		SA24	1	1	0	0	0	Х	Х	Х	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
SA27 1 1 0 1 1 X X 64/32 1B0000H to 1BFFFH 0D8000H to 0DFFFH SA28 1 1 1 0 0 X X 64/32 1C0000H to 1EFFFH 0E0000H to 0E7FFH SA28 1 1 1 0 0 X X 64/32 1C0000H to 1CFFFH 0E0000H to 0E7FFH SA29 1 1 1 0 1 X X 64/32 1D0000H to 1DFFFH 0E8000H to 0E7FFH SA30 1 1 1 0 X X 64/32 1D0000H to 1DFFFH 0E8000H to 0F7FFH SA31 1 1 1 0 X X K 64/32 1E0000H to 1F1FFFH 0F8000H to 0F8FFH SA31 1 1 1 0 0 8/4 1F0000H to 1F3FFFH 0F8000H to 0F8FFH SA33 1 1 1 1 0 1 8/4 1F4000H to 1F3FFFH 0F8000H to 0F8FFH<		SA25	1	1	0	0	1	Х	Х	Х	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
SA28 1 1 1 0 0 X X X 64/32 1C0000H to 1CFFFH 0E0000H to 0E7FFH SA29 1 1 1 0 1 X X 64/32 1D0000H to 1DFFFH 0E0000H to 0E7FFFH SA30 1 1 1 0 X X X 64/32 1D0000H to 1DFFFFH 0E0000H to 0E7FFFH SA30 1 1 1 0 X X 64/32 1E0000H to 1EFFFFH 0F0000H to 0F7FFFH SA31 1 1 1 0 X X X 64/32 1E0000H to 1EFFFFH 0F0000H to 0F7FFFH SA31 1 1 1 0 0 0 8/4 1F0000H to 1F3FFFH 0F8000H to 0F8FFFH SA33 1 1 1 1 0 1 8/4 1F4000H to 1F5FFFH 0FA000H to 0F8FFFH SA34 1 1 1 0 1 8/4 1F8000H to 1F9FFFH 0F0000H to		SA26	1	1	0	1	0	Х	Х	Х	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
SA29 1 1 1 0 1 X X 64/32 1D0000H to 1DFFFH 0E8000H to 0EFFFH SA30 1 1 1 1 0 X X 64/32 1D0000H to 1DFFFH 0E8000H to 0EFFFH Bank 1 SA31 1 1 1 0 X X 64/32 1E0000H to 1EFFFH 0F0000H to 0F7FFH SA31 1 1 1 1 0 0 0 8/4 1F0000H to 1F1FFH 0F8000H to 0F3FFH SA32 1 1 1 1 0 0 1 8/4 1F2000H to 1F3FFH 0F9000H to 0F3FFH SA33 1 1 1 1 0 1 0 8/4 1F4000H to 1F3FFH 0F3000H to 0F3FFH SA33 1 1 1 1 0 1 8/4 1F4000H to 1F3FFH 0F3000H to 0F3FFH SA34 1 1 1 0 1 8/4 1F8000H to 1F9FFH 0F0		SA27	1	1	0	1	1	Х	Х	Х	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
SA30 1 1 1 1 0 X X 64/32 1E0000H to 1EFFFH 0F0000H to 0F7FFH Bank 1 SA31 1 1 1 1 0 0 0 8/4 1F0000H to 1EFFFH 0F0000H to 0F7FFH SA31 1 1 1 1 0 0 0 8/4 1F0000H to 1F1FFH 0F8000H to 0F3FFH SA32 1 1 1 1 0 0 1 8/4 1F2000H to 1F3FFH 0F9000H to 0F3FFH SA33 1 1 1 1 0 0 1 8/4 1F4000H to 1F3FFH 0F3000H to 0F3FFH SA33 1 1 1 1 0 1 1 8/4 1F4000H to 1F3FFH 0F3000H to 0F3FFH SA34 1 1 1 0 1 1 8/4 1F6000H to 1F3FFH 0F2000H to 0F2FFH SA35 1 1 1 1 0 1 8/4 1FA0		SA28	1	1	1	0	0	Х	Х	Х	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
Bank 1 SA31 1 1 1 1 1 0 0 8/4 1F0000H to 1F1FFFH 0F8000H to 0F8FFFH SA32 1 1 1 1 0 0 1 8/4 1F0000H to 1F1FFFH 0F8000H to 0F8FFFH SA32 1 1 1 1 0 0 1 8/4 1F2000H to 1F3FFFH 0F9000H to 0F9FFFH SA33 1 1 1 1 0 1 0 8/4 1F4000H to 1F3FFFH 0F3000H to 0F8FFFH SA33 1 1 1 1 0 1 0 8/4 1F4000H to 1F3FFFH 0F3000H to 0F8FFFH SA34 1 1 1 0 1 1 8/4 1F6000H to 1F3FFFH 0FB000H to 0F0FFFH SA35 1 1 1 1 0 0 8/4 1FA000H to 1F3FFFH 0FD000H to 0FDFFFH SA36 1 1 1 1 0 1 8/4 1FA000H to		SA29	1	1	1	0	1	Х	Х	Х	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
SA32 1 1 1 1 0 0 1 8/4 1F2000H to 1F3FFFH 0F9000H to 0F9FFFH SA33 1 1 1 1 0 1 0 8/4 1F2000H to 1F3FFFH 0F9000H to 0F9FFFH SA33 1 1 1 1 0 1 0 8/4 1F4000H to 1F3FFFH 0FA000H to 0FAFFFH SA34 1 1 1 1 0 1 1 8/4 1F6000H to 1F3FFFH 0FB000H to 0FBFFFH SA35 1 1 1 1 0 1 1 8/4 1F6000H to 1F3FFFH 0FB000H to 0FBFFFH SA35 1 1 1 1 0 0 8/4 1F8000H to 1F9FFFH 0FD000H to 0FDFFFH SA36 1 1 1 1 0 1 8/4 1FA000H to 1FDFFFH 0FD000H to 0FDFFFH SA37 1 1 1 1 0 8/4 1FC000H to 1FDFFFH 0FE000H to 0FEFFFH		SA30	1	1	1	1	0	Х	Х	Х	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
SA33 1 1 1 1 0 1 0 8/4 1F4000H to 1F5FFFH 0FA000H to 0FAFFFH SA34 1 1 1 1 0 1 1 8/4 1F4000H to 1F5FFFH 0FA000H to 0FAFFFH SA34 1 1 1 1 0 1 1 8/4 1F6000H to 1F5FFFH 0FB000H to 0FBFFFH SA35 1 1 1 1 0 0 8/4 1F8000H to 1F9FFFH 0FC000H to 0FCFFFH SA36 1 1 1 1 0 1 8/4 1FA000H to 1FBFFFH 0FD000H to 0FDFFFH SA37 1 1 1 1 0 8/4 1FC000H to 1FDFFFH 0FE000H to 0FEFFFH	Bank 1	SA31	1	1	1	1	1	0	0	0	8/4	1F0000H to 1F1FFFH	0F8000H to 0F8FFFH
SA34 1 1 1 1 0 1 1 8/4 1F6000H to 1F7FFH 0FB000H to 0FBFFH SA35 1 1 1 1 1 0 0 8/4 1F6000H to 1F7FFH 0FB000H to 0FBFFH SA35 1 1 1 1 0 0 8/4 1F8000H to 1F9FFH 0FC000H to 0FCFFH SA36 1 1 1 1 0 1 8/4 1FA000H to 1FBFFH 0FD000H to 0FDFFH SA37 1 1 1 1 1 0 8/4 1FC000H to 1FDFFFH 0FE000H to 0FEFFH		SA32	1	1	1	1	1	0	0	1	8/4	1F2000H to 1F3FFFH	0F9000H to 0F9FFFH
SA35 1 1 1 1 1 0 0 8/4 1F8000H to 1F9FFH 0FC000H to 0FCFFH SA36 1 1 1 1 0 1 8/4 1F8000H to 1F9FFH 0FC000H to 0FCFFH SA36 1 1 1 1 0 1 8/4 1FA000H to 1F9FFH 0FD000H to 0FDFFH SA37 1 1 1 1 0 8/4 1FC000H to 1FDFFFH 0FE000H to 0FEFFH		SA33	1	1	1	1	1	0	1	0	8/4	1F4000H to 1F5FFFH	0FA000H to 0FAFFFH
SA36 1 1 1 1 0 1 8/4 1FA000H to 1FBFFFH 0FD000H to 0FDFFFH SA37 1 1 1 1 1 0 8/4 1FA000H to 1FBFFFH 0FD000H to 0FDFFFH SA37 1 1 1 1 0 8/4 1FC000H to 1FDFFFH 0FE000H to 0FEFFFH		SA34	1	1	1	1	1	0	1	1	8/4	1F6000H to 1F7FFFH	0FB000H to 0FBFFFH
SA37 1 1 1 1 1 0 8/4 1FC000H to 1FDFFFH 0FE000H to 0FEFFFH		SA35	1	1	1	1	1	1	0	0	8/4	1F8000H to 1F9FFFH	0FC000H to 0FCFFFH
SA37 1 1 1 1 1 0 8/4 1FC000H to 1FDFFFH 0FE000H to 0FEFFFH		SA36	1	1	1	1	1	1	0	1	8/4	1FA000H to 1FBFFFH	0FD000H to 0FDFFFH
			1	1	1	1	1	1	1	0	8/4	1FC000H to 1FDFFFH	0FE000H to 0FEFFFH
		SA38	1	1	1	1	1	1	1	1	8/4	1FE000H to 1FFFFFH	0FF000H to 0FFFFFH

Table 7.1	Sector Addres	ss Tables	(MBM29DL	.163TE)
-----------	---------------	-----------	----------	---------

BA: Bank Address

Note: The address range is A_{19} : A_{-1} if in byte mode ($\overline{\text{BYTE}} = V_{IL}$). The address range is A_{19} : A_0 if in word mode ($\overline{\text{BYTE}} = V_{IH}$)

Bank Sector BA An An As <					Sec	tor /	٩ddr	ess			Sector		
SA38 1 1 1 X X 64/32 1F0000H to 1FFFFH 0F8000H to 0FFFFH SA37 1 1 1 0 X X 64/32 1E0000H to 1EFFFFH 0F8000H to 0FFFFH SA36 1 1 0 1 X X 64/32 1E0000H to 1CFFFFH 0E8000H to 0EFFFFH SA35 1 1 0 1 X X 64/32 120000H to 1CFFFFH 0E8000H to 0DFFFFH SA33 1 0 1 1 X X 64/32 180000H to 1FFFFH 0E8000H to 0CFFFFH SA31 1 0 0 1 X X 64/32 180000H to 1FFFFH 0E800H to 0FFFFH SA32 1 1 1 X X 64/32 180000H to 1FFFFH 0E8000H to 0FFFFH SA23 1 1 1 X X 64/32 180000H to 1FFFFH 0A000H to 0AFFFFH SA24 1 0 1 X	Bank	Sector			Δ17	Δ16	Δ15	Δ14	Δ12	Δ12	Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
SA37 1 1 1 0 X X 64/32 1E0000H to 1EFFFFH 0F0000H to 0E7FFFH SA36 1 1 0 1 X X 64/32 1E0000H to 1EFFFFH 0E0000H to 0E7FFFH SA34 1 1 0 1 X X 64/32 1E0000H to 1EFFFFH 0E0000H to 0E7FFFH SA33 1 1 0 1 X X 64/32 180000H to 18FFFFH 0D0000H to 007FFFH SA33 1 0 0 1 X X 64/32 180000H to 18FFFFH 0C8000H to 007FFFH SA31 1 0 0 1 X X 64/32 180000H to 18FFFFH 0C8000H to 08FFFFH SA32 1 0 1 0 X X 64/32 180000H to 14FFFFH 0A8000H to 08FFFFH SA22 1 0 1 X X 64/32 120000H to 12FFFFH 08000H to 08FFFFH SA24 1 0<		SA38				-	-		-			1F0000H to 1FFFFH	0F8000H to 0FFFFFH
SA36 1 1 1 X X X 64/32 1D0000H to 1DFFFFH 0E8000H to 0EFFFFH SA35 1 1 0 0 X X 64/32 1D0000H to 1DFFFFH 0E8000H to 0DFFFFH SA33 1 1 0 1 X X 64/32 1B0000H to 1DFFFFH 0D0000H to 0DFFFFH SA33 1 1 0 0 X X 64/32 180000H to 13FFFFH 0D0000H to 0DFFFFH SA31 1 1 0 0 X X 64/32 180000H to 13FFFFH 0D0000H to 0DFFFFH SA33 1 0 1 1 X X 64/32 180000H to 13FFFFH 0D8000H to 0AFFFFH SA28 1 0 1 X X 64/32 130000H to 13FFFFH 0A8000H to 0AFFFFH SA28 1 0 1 X X 64/32 130000H to 13FFFFH 0A8000H to 0AFFFFH SA23 1 0 1	-												
SA35 1 1 0 0 X X X 64/32 1C0000H to 12FFFFH 0E0000H to 02FFFFH SA34 1 0 1 0 X X 64/32 1B0000H to 1BFFFFH 0D8000H to 0DFFFFH SA32 1 1 0 1 X X 64/32 1B0000H to 13FFFFH 0D8000H to 0CFFFFH SA31 1 0 0 1 X X 64/32 180000H to 13FFFFH 0C8000H to 02FFFFH SA31 1 0 1 1 X X 64/32 180000H to 13FFFFH 0C8000H to 02FFFFH SA28 1 0 1 1 X X 64/32 160000H to 13FFFFH 0A000H to 0AFFFFH SA26 1 0 0 1 X X 64/32 130000H to 13FFFFH 08000H to 08FFFFH SA24 1 0 0 X X X 64/32 10000H to 13FFFFH 08000H to 08FFFFH SA24 <td>-</td> <td></td>	-												
SA34 1 1 0 1 1 X X X 64/32 1B0000H to 1BFFFFH 0D8000H to 0DFFFFH SA33 1 1 0 1 0 X X 64/32 1B0000H to 1BFFFFH 0D8000H to 0DFFFFH SA31 1 1 0 0 1 X X 64/32 1B0000H to 1BFFFFH 0C8000H to 0C7FFFH SA31 1 0 1 1 X X 64/32 1B0000H to 1BFFFFH 0C8000H to 0C7FFFH SA33 1 0 1 0 X X 64/32 180000H to 13FFFFH 0C8000H to 0AFFFFH SA27 1 0 1 0 X X 64/32 140000H to 13FFFFH 0A8000H to 0AFFFFH SA26 1 0 1 X X 64/32 130000H to 13FFFFH 0A8000H to 0AFFFFH SA24 1 0 1 X X 64/32 120000H to 13FFFFH 0A8000H to 03FFFFH <t< td=""><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	-												
SA33 1 1 0 1 0 X X X 64/32 140000H to 14FFFFH 0C8000H to 0C7FFFH SA31 1 1 0 0 X X 64/32 190000H to 18FFFFH 0C8000H to 0C7FFFH SA31 1 1 0 0 X X 64/32 180000H to 18FFFFH 0C8000H to 0C7FFFH SA32 1 0 1 1 X X 64/32 18000H to 18FFFFH 0B8000H to 08FFFFH SA28 1 0 1 0 X X 64/32 15000H to 14FFFFH 0A800H to 0AFFFFH SA26 1 0 0 X X 64/32 130000H to 14FFFH 0A8000H to 08FFFFH SA25 1 0 0 1 X X 64/32 130000H to 14FFFH 0A8000H to 08FFFFH SA22 1 1 1 X X 64/32 10000H to 116FFFH 088000H to 08FFFFH SA22 1	-												
SA32 1 1 0 0 1 X X 64/32 190000H to 19FFFH 0C8000H to 0CFFFFH SA30 1 0 1 1 X X 64/32 180000H to 18FFFFH 0C8000H to 0CFFFFH SA30 1 0 1 1 X X 64/32 170000H to 17FFFH 0B8000H to 08FFFFH SA28 1 0 1 0 X X 64/32 150000H to 18FFFFH 0A8000H to 08FFFFH SA28 1 0 1 X X 64/32 130000H to 13FFFFH 0A8000H to 08FFFFH SA26 1 0 1 X X 64/32 130000H to 13FFFH 098000H to 08FFFFH SA24 1 0 0 X X 64/32 110000H to 11FFFFH 088000H to 08FFFFH SA22 1 1 1 X X 64/32 100000H to 0FFFFH 078000H to 07FFFH SA23 1 0 0 X													
SA31 1 1 0 0 X X X 64/32 180000H to 18FFFFH 0C0000H to 0C7FFFH SA30 1 0 1 1 1 X X 64/32 170000H to 17FFFH 0B8000H to 0BF7FFH SA29 1 0 1 1 X X 64/32 160000H to 15FFFFH 0B8000H to 0B7FFFH SA27 1 0 1 X X 64/32 140000H to 14FFFFH 0A0000H to 0A7FFFH SA26 1 0 0 1 X X 64/32 130000H to 13FFFFH 0A8000H to 08FFFFH SA26 1 0 0 X X K 64/32 10000H to 13FFFFH 08800H to 08FFFFH SA23 1 0 0 X X K 64/32 10000H to 15FFFH 08800H to 08FFFFH SA22 1 1 1 X X 64/32 0E000H to 0FFFFH 07800H to 07FFFH SA22 1													
SA30 1 0 1 1 X X X 64/32 170000H to 17FFFH 08800H to 08FFFFH SA28 1 0 1 0 1 X X K 64/32 160000H to 16FFFH 08800H to 08FFFFH SA28 1 0 1 0 X X 64/32 150000H to 15FFFH 04800H to 0AFFFFH SA26 1 0 0 1 X X 64/32 130000H to 13FFFFH 04800H to 0AFFFFH SA25 1 0 0 1 X X 64/32 120000H to 15FFFH 088000H to 08FFFFH SA23 1 0 0 X X 64/32 10000H to 1FFFFH 088000H to 08FFFFH SA22 0 1 1 X X 64/32 0E0000H to 0FFFFH 07000H to 077FFFH SA20 0			-										
SA29 1 0 1 1 0 X X X 64/32 160000H to 16FFFH 08000H to 087FFFH SA28 1 0 1 0 1 X X 64/32 150000H to 15FFFH 0A8000H to 0A7FFFH SA26 1 0 0 1 X X 64/32 130000H to 13FFFH 0A8000H to 037FFFH SA26 1 0 0 1 X X 64/32 130000H to 13FFFH 098000H to 09FFFH SA24 1 0 0 X X X 64/32 10000H to 12FFFH 098000H to 08FFFH SA23 1 0 0 X X K 64/32 10000H to 0FFFFH 08000H to 087FFFH SA22 0 1 1 X X 64/32 0E000H to 0FFFFH 07000H to 077FFFH SA21													
SA28 1 0 1 X X 64/32 15000H to 15FFFH 0A800H to 0AFFFH SA27 1 0 1 0 X X X 64/32 14000H to 13FFFH 0A800H to 0AFFFFH SA26 1 0 0 1 X X 64/32 13000H to 13FFFH 09800H to 09FFFH SA25 1 0 0 1 X X 64/32 13000H to 13FFFH 09800H to 09FFFH SA24 1 0 0 X X 64/32 110000H to 11FFFH 09800H to 08FFFH SA22 0 1 1 X X 64/32 0F000H to 0FFFFH 07800H to 07FFFH SA21 0 1 1 X X 64/32 0E000H to 0FFFFH 07800H to 07FFFH SA21 0 1 1 X X 64/32 0B000H to 0FFFFH 06800H to 06FFFH SA11 0 1 1 X X 64/32	-												
Bank 2 SA27 1 0 1 0 0 X X X 64/32 140000H to 14FFFFH 0A0000H to 037FFFH SA26 1 0 0 1 1 X X 64/32 130000H to 13FFFFH 098000H to 097FFFH SA24 1 0 0 X X X 64/32 120000H to 12FFFFH 098000H to 097FFFH SA23 1 0 0 0 X X X 64/32 100000H to 11FFFFH 088000H to 087FFFH SA23 1 0 0 0 X X X 64/32 100000H to 10FFFFH 088000H to 077FFFH SA24 0 1 1 X X 64/32 0E0000H to 0FFFFH 07800H to 077FFFH SA21 0 1 1 X X 64/32 0E0000H to 0FFFFH 068000H to 067FFFH SA11 0 1 0 X X 64/32 060000H to 0FFFFH 058000H to 057FFFH </td <td>-</td> <td></td>	-												
Bank 2 SA26 1 0 0 1 1 X X X 64/32 130000H to 13FFFH 098000H to 09FFFH SA25 1 0 0 1 0 X X X 64/32 120000H to 13FFFH 09000H to 097FFFH SA24 1 0 0 0 X X X 64/32 120000H to 11FFFFH 098000H to 087FFFH SA23 1 0 0 0 X X X 64/32 100000H to 0FFFFH 088000H to 087FFFH SA22 0 1 1 1 X X 64/32 0F0000H to 0FFFFH 07800H to 077FFFH SA21 0 1 1 0 X X 64/32 0E0000H to 0FFFFH 068000H to 067FFFH SA18 1 0 1 X X 64/32 0B0000H to 08FFFFH 058000H to 057FFFH SA17 0 1 0 X X 64/32 09000H to 08FFFFH													
SA25 1 0 0 1 0 X X A 64/32 120000H to 12FFFH 09000H to 097FFFH SA24 1 0 0 0 X X X 64/32 110000H to 11FFFFH 088000H to 08FFFFH SA22 0 1 1 1 X X 64/32 10000H to 10FFFFH 08000H to 07FFFFH SA21 0 1 1 1 X X 64/32 0F0000H to 0FFFFH 07800H to 07FFFH SA20 0 1 1 0 X X 64/32 0F0000H to 0FFFFH 07800H to 07FFFH SA19 0 1 1 0 X X 64/32 0F0000H to 0FFFFH 06800H to 0FFFFH SA17 0 1 0 X X 64/32 0B000H to 0FFFFH 05800H to 05FFFH SA16 1 0 1 X X 64/32 08000H to 08FFFFH 04000H to 047FFFH SA14 0	Bank 2												
SA24 1 0 0 X X X A 64/32 110000H to 11FFFH 08800H to 08FFFH SA23 1 0 0 0 X X X 64/32 10000H to 10FFFH 08000H to 087FFFH SA22 0 1 1 1 X X 64/32 0F0000H to 0FFFFH 078000H to 07FFFH SA21 0 1 1 0 X X 64/32 0E0000H to 0FFFFH 078000H to 07FFFH SA20 0 1 1 0 X X 64/32 0E0000H to 0FFFFH 06800H to 06FFFH SA19 0 1 1 X X 64/32 0B0000H to 0FFFFH 068000H to 05FFFH SA18 0 1 0 X X 64/32 0B0000H to 08FFFH 058000H to 05FFFH SA16 1 0 0 1 X X 64/32 08000H to 08FFFH 04000H to 047FFH SA14 0 1 </td <td></td>													
SA23 1 0 0 0 X X X 64/32 10000H to 10FFFFH 08000H to 087FFFH SA22 0 1 1 1 X X X 64/32 0F000H to 0FFFFH 07800H to 07FFFFH SA21 0 1 1 1 X X X 64/32 0E000H to 0FFFFH 07800H to 07FFFH SA20 0 1 1 0 X X X 64/32 0E000H to 0FFFFH 06800H to 0FFFFH SA18 0 1 0 1 X X K 64/32 0B000H to 0FFFFH 06000H to 0FFFFH SA18 0 1 0 1 X X K 64/32 0B000H to 0FFFFH 05000H to 05FFFH SA14 0 1 0 X X K 64/32 09000H to 0FFFFH 04000H to 047FFFH SA14 0 0 1 X X K 64/32 05000H to 05FFFH													
SA22 0 1 1 1 X X 64/32 OF0000H to OFFFFH O78000H to O7FFFH SA21 0 1 1 0 X X X 64/32 OE0000H to OFFFFH O7000H to O7FFFH SA20 0 1 1 0 X X X 64/32 OD000H to OFFFFH O7000H to O7FFFH SA19 0 1 1 0 X X X 64/32 OC000H to OFFFFH 06000H to 067FFFH SA18 0 1 0 1 X X K 64/32 0B000H to 0FFFFH 05800H to 05FFFH SA16 0 1 0 1 X X K 64/32 08000H to 08FFFH 04800H to 04FFFH SA15 0 1 0 0 X X K 64/32 08000H to 08FFFH 04000H to 047FFH SA13 0 0 1 1 X X K 64/32 05000	-												
SA21 0 1 1 0 X X X 64/32 0E0000H to 0EFFFH 07000H to 077FFFH SA20 0 1 1 0 1 X X X 64/32 0D0000H to 0DFFFH 068000H to 06FFFH SA19 0 1 1 0 X X X 64/32 0C0000H to 0CFFFH 06000H to 067FFFH SA18 0 1 0 1 X X X 64/32 0B0000H to 0FFFFH 05000H to 057FFFH SA16 0 1 0 1 X X K 64/32 09000H to 0FFFFH 05000H to 057FFH SA15 0 1 0 0 X X K 64/32 09000H to 08FFFH 04000H to 047FFH SA15 0 1 0 0 X X 64/32 08000H to 08FFFH 03000H to 037FFFH SA14 0 0 1 X X 64/32 050000H to 05FFFH </td <td></td>													
SA20 0 1 1 0 1 X X S 64/32 0D000H to 0DFFFH 06800H to 06FFFH SA19 0 1 1 0 0 X X 64/32 0C000H to 0CFFFH 06000H to 067FFFH SA18 0 1 0 1 X X 64/32 0B000H to 0BFFFH 05800H to 05FFFH SA17 0 1 0 1 X X 64/32 0A000H to 0AFFFFH 05000H to 057FFFH SA16 0 1 0 0 X X 64/32 09000H to 0FFFFH 04000H to 04FFFFH SA15 0 1 0 0 X X 64/32 08000H to 0FFFFH 04000H to 047FFFH SA14 0 0 1 1 X X 64/32 06000H to 05FFFH 03000H to 03FFFH SA13 0 0 1 X X 64/32 05000H to 05FFFH 03000H to 02FFFH SA11													
SA19 0 1 1 0 0 X X S 64/32 0C000H to 0CFFFH 06000H to 067FFFH SA18 0 1 0 1 1 X X 64/32 0B000H to 0FFFFH 05800H to 05FFFH SA17 0 1 0 1 X X X 64/32 0A000H to 0AFFFFH 05800H to 05FFFH SA16 0 1 0 X X X 64/32 09000H to 0FFFFH 04800H to 04FFFFH SA15 0 1 0 0 X X X 64/32 08000H to 0FFFFH 04000H to 04FFFFH SA14 0 0 1 1 X X X 64/32 08000H to 0FFFFH 03800H to 03FFFFH SA13 0 0 1 1 X X 64/32 05000H to 05FFFH 03800H to 02FFFH SA11 0 0 1 X X K 64/32 04000H to 04FFFFH													
SA18 0 1 0 1 1 X X 64/32 0B0000H to 0BFFFH 058000H to 05FFFH SA17 0 1 0 1 0 X X 64/32 0A0000H to 0AFFFFH 050000H to 057FFFH SA16 0 1 0 0 1 X X 64/32 09000H to 0AFFFFH 048000H to 047FFFH SA15 0 1 0 0 X X 64/32 080000H to 08FFFFH 040000H to 047FFFH SA14 0 0 1 1 X X 64/32 070000H to 07FFFH 03800H to 03FFFH SA13 0 0 1 1 X X 64/32 050000H to 05FFFH 03800H to 02FFFH SA13 0 0 1 X X 64/32 050000H to 05FFFH 02800H to 02FFFH SA11 0 0 1 X X 64/32 030000H to 03FFFH 01800H to 01FFFH SA10 <			-										
SA17 0 1 0 X X X 64/32 0A0000H to 0AFFFFH 050000H to 057FFFH SA16 0 1 0 0 1 X X X 64/32 090000H to 09FFFFH 048000H to 04FFFFH SA15 0 1 0 0 X X X 64/32 080000H to 08FFFFH 040000H to 047FFFH SA14 0 0 1 1 X X 64/32 070000H to 07FFFFH 040000H to 037FFFH SA13 0 0 1 1 X X 64/32 060000H to 06FFFFH 030000H to 037FFFH SA13 0 0 1 0 X X 64/32 050000H to 05FFFH 030000H to 02FFFH SA11 0 0 1 X X 64/32 030000H to 03FFFFH 020000H to 02FFFH SA10 0 0 1 X X 64/32 030000H to 02FFFFH 010000H to 01FFFH SA8													
SA16 0 1 0 0 1 X X 64/32 09000H to 09FFFH 04800H to 04FFFH SA15 0 1 0 0 0 X X 64/32 08000H to 08FFFH 04000H to 047FFFH SA14 0 0 1 1 X X 64/32 07000H to 07FFFH 03800H to 03FFFH SA13 0 0 1 1 X X 64/32 06000H to 06FFFFH 03000H to 037FFFH SA12 0 0 1 0 X X 64/32 05000H to 05FFFH 03000H to 02FFFH SA11 0 0 1 X X 64/32 04000H to 04FFFFH 02000H to 02FFFH SA11 0 0 1 X X 64/32 03000H to 03FFFFH 01800H to 01FFFH SA10 0 0 1 X X 64/32 02000H to 02FFFFH 01000H to 01FFFH SA8 0 0 0	-		-										
SA15 0 1 0 0 X X X 64/32 080000H to 08FFFFH 040000H to 047FFFH SA14 0 0 1 1 X X X 64/32 070000H to 07FFFFH 038000H to 03FFFFH SA13 0 0 1 1 0 X X 64/32 060000H to 06FFFFH 03000H to 037FFFH SA12 0 0 1 0 X X K 64/32 050000H to 05FFFFH 028000H to 02FFFFH SA11 0 0 1 X X X 64/32 040000H to 04FFFFH 02000H to 027FFFH SA11 0 0 1 X X X 64/32 03000H to 03FFFFH 02000H to 027FFFH SA10 0 0 1 1 X X 64/32 03000H to 03FFFFH 01000H to 01FFFH SA4 0 0 0 1 X X K 64/32 01000H to 01FFFFH	-												
SA14 0 0 1 1 X X 64/32 070000H to 07FFFFH 038000H to 03FFFFH SA13 0 0 1 1 0 X X 64/32 060000H to 06FFFFH 030000H to 037FFFH SA12 0 0 1 0 1 X X 64/32 050000H to 05FFFH 028000H to 02FFFH SA11 0 0 1 X X K 64/32 040000H to 04FFFH 028000H to 02FFFH SA11 0 0 1 X X K 64/32 040000H to 04FFFH 020000H to 027FFFH SA10 0 0 1 1 X X 64/32 030000H to 03FFFH 018000H to 01FFFH SA10 0 0 1 1 X X 64/32 020000H to 02FFFH 01800H to 01FFFH SA3 0 0 0 1 X X 64/32 010000H to 01FFFH 007000H to 007FFFH <	-												
SA13 0 0 1 1 0 X X 64/32 060000H to 06FFFFH 030000H to 037FFFH SA12 0 0 1 0 1 X X 64/32 050000H to 05FFFH 028000H to 02FFFH SA11 0 0 1 X X X 64/32 040000H to 04FFFFH 028000H to 027FFFH SA10 0 0 1 1 X X 64/32 040000H to 04FFFFH 020000H to 027FFFH SA10 0 0 1 1 X X 64/32 030000H to 03FFFFH 018000H to 01FFFH SA10 0 0 1 1 X X 64/32 020000H to 02FFFFH 018000H to 01FFFH SA9 0 0 1 X X 64/32 010000H to 01FFFH 010000H to 007FFFH SA8 0 0 0 1 X X K 64/32 010000H to 00FFFFH 007000H to 007FFFH													
SA12 0 0 1 X X X 64/32 050000H to 05FFFFH 028000H to 02FFFH SA11 0 0 1 0 0 X X 64/32 040000H to 04FFFFH 028000H to 027FFFH SA10 0 0 1 1 X X 64/32 040000H to 03FFFFH 018000H to 027FFFH SA10 0 0 1 1 X X 64/32 030000H to 03FFFFH 018000H to 01FFFFH SA9 0 0 1 1 X X 64/32 020000H to 02FFFFH 010000H to 01FFFH SA8 0 0 0 1 X X X 64/32 010000H to 01FFFFH 008000H to 007FFFH SA8 0 0 0 1 X X X 64/32 010000H to 00FFFFH 008000H to 007FFFH SA8 0 0 0 1 1 8/4 00C000H to 00FFFFH 007000H to 005FFFH	-	SA13	0	0	1	1	0					060000H to 06FFFFH	
SA11 0 0 1 0 0 X X X 64/32 040000H to 04FFFH 020000H to 027FFH SA10 0 0 1 1 X X 64/32 030000H to 03FFFH 018000H to 017FFFH SA9 0 0 1 1 X X K 64/32 020000H to 03FFFFH 010000H to 017FFFH SA9 0 0 0 1 0 X X 64/32 020000H to 02FFFH 010000H to 017FFFH SA8 0 0 0 1 X X X 64/32 010000H to 01FFFH 008000H to 00FFFH SA8 0 0 0 1 1 X X 64/32 010000H to 01FFFH 008000H to 007FFFH Bank 1 SA7 0 0 0 1 1 8/4 00E000H to 00FFFFH 007000H to 005FFFH SA6 0 0 0 1 0 8/4 00A000H to 009FFFH	-	SA12	0	0	1	0	1					050000H to 05FFFFH	
SA9 0 0 1 0 X X 64/32 020000H to 02FFFH 010000H to 017FFH SA8 0 0 0 1 X X 64/32 010000H to 01FFFH 008000H to 00FFFH Bank 1 SA7 0 0 0 1 X X 64/32 010000H to 01FFFH 008000H to 00FFFH SA6 0 0 0 0 1 1 1 8/4 00E000H to 00FFFFH 007000H to 007FFFH SA6 0 0 0 0 1 1 1 8/4 00E000H to 00FFFFH 007000H to 005FFFH SA6 0 0 0 0 1 1 0 8/4 00C000H to 00BFFFH 005000H to 005FFFH SA5 0 0 0 1 0 1 8/4 008000H to 009FFFH 004000H to 003FFFH SA4 0 0 0 0 1 1 8/4 006000H to 007FFFH 003000H to 003FFFH <td>-</td> <td>SA11</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>64/32</td> <td>040000H to 04FFFFH</td> <td>020000H to 027FFFH</td>	-	SA11	0	0	1	0	0	Х	Х	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH
SA9 0 0 1 0 X X 64/32 020000H to 02FFFH 010000H to 017FFH SA8 0 0 0 1 X X 64/32 010000H to 01FFFH 008000H to 00FFFH Bank 1 SA7 0 0 0 1 X X 64/32 010000H to 01FFFH 008000H to 00FFFH SA6 0 0 0 0 1 1 1 8/4 00E000H to 00FFFFH 007000H to 007FFFH SA6 0 0 0 0 1 1 1 8/4 00E000H to 00FFFFH 007000H to 005FFFH SA6 0 0 0 0 1 1 0 8/4 00C000H to 00BFFFH 005000H to 005FFFH SA5 0 0 0 1 0 1 8/4 008000H to 009FFFH 004000H to 003FFFH SA4 0 0 0 0 1 1 8/4 006000H to 007FFFH 003000H to 003FFFH <td>-</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td></td> <td>Х</td> <td></td> <td></td> <td>030000H to 03FFFFH</td> <td>018000H to 01FFFFH</td>	-		0	0	0	1	1		Х			030000H to 03FFFFH	018000H to 01FFFFH
Bank 1 SA7 0 0 0 0 1 1 1 8/4 00E000H to 00FFFH 007000H to 007FFFH SA6 0 0 0 0 1 1 0 8/4 00C000H to 00DFFFH 006000H to 006FFFH SA5 0 0 0 0 1 1 0 8/4 00C000H to 00DFFFH 006000H to 005FFFH SA5 0 0 0 0 1 0 1 8/4 00A000H to 00BFFFH 005000H to 005FFFH SA4 0 0 0 0 1 0 1 8/4 008000H to 009FFFH 004000H to 004FFFH SA3 0 0 0 0 1 1 8/4 006000H to 007FFFH 003000H to 003FFFH SA2 0 0 0 0 1 0 8/4 004000H to 003FFFH 002000H to 002FFFH SA1 0 0 0 0 1 8/4 002000H to 003FFFH 001	-	SA9	0	0	0	1	0		Х	Х	64/32	020000H to 02FFFFH	
Bank 1 SA7 0 0 0 0 1 1 1 8/4 00E000H to 00FFFH 007000H to 007FFFH SA6 0 0 0 0 1 1 0 8/4 00C000H to 00DFFFH 006000H to 006FFFH SA5 0 0 0 0 1 1 0 8/4 00C000H to 00DFFFH 006000H to 005FFFH SA5 0 0 0 0 1 0 1 8/4 00A000H to 00BFFFH 005000H to 005FFFH SA4 0 0 0 0 1 0 1 8/4 008000H to 009FFFH 004000H to 004FFFH SA3 0 0 0 0 1 1 8/4 006000H to 007FFFH 003000H to 003FFFH SA2 0 0 0 0 1 0 8/4 004000H to 003FFFH 002000H to 002FFFH SA1 0 0 0 0 1 8/4 002000H to 003FFFH 001	-	SA8	0	0	0	0	1	Х	Х	Х	64/32	010000H to 01FFFFH	008000H to 00FFFFH
SA6 0 0 0 1 1 0 8/4 00C000H to 00DFFFH 006000H to 006FFFH SA5 0 0 0 0 1 0 1 8/4 00C000H to 00DFFFH 005000H to 006FFFH SA5 0 0 0 0 1 0 1 8/4 00A000H to 00BFFFH 005000H to 005FFFH SA4 0 0 0 0 1 0 0 8/4 008000H to 009FFFH 004000H to 004FFFH SA3 0 0 0 0 1 1 8/4 006000H to 007FFFH 003000H to 003FFFH SA2 0 0 0 0 1 1 8/4 004000H to 005FFFH 002000H to 002FFFH SA1 0 0 0 0 1 8/4 002000H to 003FFFH 001000H to 001FFFH	Bank 1												
SA5 0 0 0 0 1 0 1 8/4 00A000H to 00BFFFH 005000H to 005FFFH SA4 0 0 0 0 1 0 0 8/4 008000H to 009FFFH 004000H to 004FFFH SA3 0 0 0 0 1 1 8/4 006000H to 007FFFH 003000H to 003FFFH SA2 0 0 0 0 1 1 8/4 004000H to 005FFFH 002000H to 002FFFH SA1 0 0 0 0 1 1 8/4 002000H to 003FFFH 002000H to 002FFFH	-	SA6	0		0	0	0	1	1	0	8/4	00C000H to 00DFFFH	006000H to 006FFFH
SA4 0 0 0 1 0 0 8/4 008000H to 009FFFH 004000H to 004FFFH SA3 0 0 0 0 1 1 8/4 006000H to 007FFFH 003000H to 003FFFH SA2 0 0 0 0 1 1 8/4 004000H to 005FFFH 002000H to 003FFFH SA1 0 0 0 0 1 0 8/4 002000H to 003FFFH 001000H to 002FFFH	-		0	0	0	0	0	1	0	1	8/4	00A000H to 00BFFFH	005000H to 005FFFH
SA3 0 0 0 0 1 1 8/4 006000H to 007FFFH 003000H to 003FFFH SA2 0 0 0 0 1 0 8/4 004000H to 005FFFH 002000H to 002FFFH SA1 0 0 0 0 0 1 8/4 002000H to 003FFFH 001000H to 002FFFH													
SA2 0 0 0 0 1 0 8/4 004000H to 005FFFH 002000H to 002FFFH SA1 0 0 0 0 0 1 8/4 002000H to 003FFFH 001000H to 001FFFH			0					0					
SA1 0 0 0 0 0 1 8/4 002000H to 003FFFH 001000H to 001FFFH										0			
			0		0		0	0	0	1			
		SA0	0	0	0	0	0	0	0	0	8/4	000000H to 001FFFH	000000H to 000FFFH

BA: Bank Address

Note: The address range is A₁₉: A₋₁ if in byte mode ($\overline{\text{BYTE}} = V_{IL}$). The address range is A₁₉: A₀ if in word mode ($\overline{\text{BYTE}} = V_{IH}$).

				Sec	ctor /	Addr	ess			Sector		(()
Bank	Sector	BA								Size (Kbytes/	(×8) Address Range	(×16) Address Range
		A 19	A 18	A 17	A 16	A 15	A 14			(Kbytes/ Kwords)	, la al coo l la lgo	
	SA0	0	0	0	0	0	Х	Х	Х	64/32	000000H to 00FFFFH	000000H to 007FFFH
	SA1	0	0	0	0	1	Х	Х	Х	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA2	0	0	0	1	0	Х	Х	Х	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA3	0	0	0	1	1	Х	Х	Х	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA4	0	0	1	0	0	Х	Х	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA5	0	0	1	0	1	Х	Х	Х	64/32	050000H to 05FFFFH	028000H to 02FFFFH
	SA6	0	0	1	1	0	Х	Х	Х	64/32	060000H to 06FFFFH	030000H to 037FFFH
Bank 2	SA7	0	0	1	1	1	Х	Х	Х	64/32	070000H to 07FFFFH	038000H to 03FFFFH
Dank 2	SA8	0	1	0	0	0	Х	Х	Х	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA9	0	1	0	0	1	Х	Х	Х	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA10	0	1	0	1	0	Х	Х	Х	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA11	0	1	0	1	1	Х	Х	Х	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA12	0	1	1	0	0	Х	Х	Х	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA13	0	1	1	0	1	Х	Х	Х	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA14	0	1	1	1	0	Х	Х	Х	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA15	0	1	1	1	1	Х	Х	Х	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA16	1	0	0	0	0	Х	Х	Х	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA17	1	0	0	0	1	Х	Х	Х	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA18	1	0	0	1	0	Х	Х	Х	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA19	1	0	0	1	1	Х	Х	Х	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA20	1	0	1	0	0	Х	Х	Х	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA21	1	0	1	0	1	Х	Х	Х	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA22	1	0	1	1	0	Х	Х	Х	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA23	1	0	1	1	1	Х	Х	Х	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA24	1	1	0	0	0	Х	Х	Х	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
	SA25	1	1	0	0	1	Х	Х	Х	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA26	1	1	0	1	0	Х	Х	Х	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
Bank 1	SA27	1	1	0	1	1	Х	Х	Х	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA28	1	1	1	0	0	Х	Х	Х	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA29	1	1	1	0	1	Х	Х	Х	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA30	1	1	1	1	0	Х	Х	Х	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA31	1	1	1	1	1	0	0	0	8/4	1F0000H to 1F1FFFH	0F8000H to 0F8FFFH
	SA32	1	1	1	1	1	0	0	1	8/4	1F2000H to 1F3FFFH	0F9000H to 0F9FFFH
	SA33	1	1	1	1	1	0	1	0	8/4	1F4000H to 1F5FFFH	0FA000H to 0FAFFFH
	SA34	1	1	1	1	1	0	1	1	8/4	1F6000H to 1F7FFFH	0FB000H to 0FBFFFH
	SA35	1	1	1	1	1	1	0	0	8/4	1F8000H to 1F9FFFH	0FC000H to 0FCFFFH
	SA36	1	1	1	1	1	1	0	1	8/4	1FA000H to 1FBFFFH	0FD000H to 0FDFFFH
	SA37	1	1	1	1	1	1	1	0	8/4	1FC000H to 1FDFFFH	0FE000H to 0FEFFFH
	SA38	1	1	1	1	1	1	1	1	8/4	1FE000H to 1FFFFFH	0FF000H to 0FFFFFH
	0.100									<i></i>		

Table 8.1	Sector Address	Tables	(MBM29DL164TE)
-----------	----------------	--------	----------------

BA: Bank Address

Note: The address range is A_{19} : A_{-1} if in byte mode ($\overline{\text{BYTE}} = V_{IL}$). The address range is A_{19} : A_0 if in word mode ($\overline{\text{BYTE}} = V_{IH}$)

				Sec	tor <i>i</i>	Addr	ess			Sector		
Bank	Sector	BA A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
	SA38	1	1	1	1	1	X	X	X	64/32	1F0000H to 1FFFFFH	0F8000H to 0FFFFH
	SA37	1	1	1	1	0	X	X	X	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
	SA36	1	1	1	0	1	X	X	X	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
	SA35	1	1	1	0	0	Х	Х	Х	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
	SA34	1	1	0	1	1	Х	Х	Х	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
	SA33	1	1	0	1	0	Х	Х	Х	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
	SA32	1	1	0	0	1	Х	Х	Х	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
	SA31	1	1	0	0	0	Х	Х	Х	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
Bank 2	SA30	1	0	1	1	1	Х	Х	Х	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
	SA29	1	0	1	1	0	Х	Х	Х	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
	SA28	1	0	1	0	1	Х	Х	Х	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
	SA27	1	0	1	0	0	Х	Х	Х	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
	SA26	1	0	0	1	1	Х	Х	Х	64/32	130000H to 13FFFFH	098000H to 09FFFFH
	SA25	1	0	0	1	0	Х	Х	Х	64/32	120000H to 12FFFFH	090000H to 097FFFH
	SA24	1	0	0	0	Х	Х	Х	Х	64/32	110000H to 11FFFFH	088000H to 08FFFFH
	SA23	1	0	0	0	0	Х	Х	Х	64/32	100000H to 10FFFFH	080000H to 087FFFH
	SA22	0	1	1	1	1	Х	Х	Х	64/32	0F0000H to 0FFFFFH	078000H to 07FFFFH
	SA21	0	1	1	1	0	Х	Х	Х	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
	SA20	0	1	1	0	1	Х	Х	Х	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
	SA19	0	1	1	0	0	Х	Х	Х	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
	SA18	0	1	0	1	1	Х	Х	Х	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
	SA17	0	1	0	1	0	Х	Х	Х	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
	SA16	0	1	0	0	1	Х	Х	Х	64/32	090000H to 09FFFFH	048000H to 04FFFFH
	SA15	0	1	0	0	0	Х	Х	Х	64/32	080000H to 08FFFFH	040000H to 047FFFH
	SA14	0	0	1	1	1	Х	Х	Х	64/32	070000H to 07FFFFH	038000H to 03FFFFH
	SA13	0	0	1	1	0	Х	Х	Х	64/32	060000H to 06FFFFH	030000H to 037FFFH
	SA12	0	0	1	0	1	Х	Х	Х	64/32	050000H to 05FFFFH	028000H to 02FFFFH
Bank 1	SA11	0	0	1	0	0	Х	Х	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH
	SA10	0	0	0	1	1	Х	Х	Х	64/32	030000H to 03FFFFH	018000H to 01FFFFH
	SA9	0	0	0	1	0	Х	Х	Х	64/32	020000H to 02FFFFH	010000H to 017FFFH
	SA8	0	0	0	0	1	Х	Х	Х	64/32	010000H to 01FFFFH	008000H to 00FFFFH
	SA7	0	0	0	0	0	1	1	1	8/4	00E000H to 00FFFFH	007000H to 007FFFH
	SA6	0	0	0	0	0	1	1	0	8/4	00C000H to 00DFFFH	006000H to 006FFFH
	SA5	0	0	0	0	0	1	0	1	8/4	00A000H to 00BFFFH	005000H to 005FFFH
	SA4	0	0	0	0	0	1	0	0	8/4	008000H to 009FFFH	004000H to 004FFFH
	SA3	0	0	0	0	0	0	1	1	8/4	006000H to 007FFFH	003000H to 003FFFH
	SA2	0	0	0	0	0	0	1	0	8/4	004000H to 005FFFH	002000H to 002FFFH
	SA1	0	0	0	0	0	0	0	1	8/4	002000H to 003FFFH	001000H to 001FFFH
	SA0	0	0	0	0	0	0	0	0	8/4	000000H to 001FFFH	000000H to 000FFFH

Table 8.2	Sector	Address	Tables	(MBM29DL	.164BE)
-----------	--------	---------	--------	----------	---------

BA: Bank Address

Note: The address range is A_{19} : A_{-1} if in byte mode ($\overline{\text{BYTE}} = V_{IL}$). The address range is A_{19} : A_0 if in word mode ($\overline{\text{BYTE}} = V_{IH}$).

Sector Group	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Sectors			
SGA0	0	0	0	0	0	Х	Х	Х	SA0			
	0	0	0	0	1	Х	Х	Х				
SGA1	0	0	0	1	0	Х	Х	Х	SA1 to SA3			
-	0	0	0	1	1	Х	Х	Х	-			
SGA2	0	0	1	Х	Х	Х	Х	Х	SA4 to SA7			
SGA3	0	1	0	Х	Х	Х	Х	Х	SA8 to SA11			
SGA4	0	1	1	Х	Х	Х	Х	Х	SA12 to SA15			
SGA5	1	0	0	Х	Х	Х	Х	Х	SA16 to SA19			
SGA6	1	0	1	Х	Х	Х	Х	Х	SA20 to SA23			
SGA7	1	1	0	Х	Х	Х	Х	Х	SA24 to SA27			
	1	1	1	0	0	Х	Х	Х				
SGA8	1	1	1	0	1	Х	Х	Х	SA28 to SA30			
	1	1	1	1	0	Х	Х	Х	-			
SGA9	1	1	1	1	1	0	0	0	SA31			
SGA10	1	1	1	1	1	0	0	1	SA32			
SGA11	1	1	1	1	1	0	1	0	SA33			
SGA12	1	1	1	1	1	0	1	1	SA34			
SGA13	1	1	1	1	1	1	0	0	SA35			
SGA14	1	1	1	1	1	1	0	1	SA36			
SGA15	1	1	1	1	1	1	1	0	SA37			
SGA16	1	1	1	1	1	1	1	1	SA38			

Table 9.1 Sector Group Addresses (MBM29DL16XTE) (Top Boot Block)

18

Sector Group	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Sectors
SGA0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	1	1	1	SA7
	0	0	0	0	1	Х	Х	Х	
SGA8	0	0	0	1	0	Х	Х	Х	SA8 to SA10
-	0	0	0	1	1	Х	Х	Х	_
SGA9	0	0	1	Х	Х	Х	Х	Х	SA11 to SA14
SGA10	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA11	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA12	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA13	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA14	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
	1	1	1	0	0	Х	Х	Х	
SGA15	1	1	1	0	1	Х	Х	Х	SA35 to SA37
	1	1	1	1	0	Х	Х	Х	
SGA16	1	1	1	1	1	Х	Х	Х	SA38

Table 9.2 Sector Group Addresses (MBM29DL16XBE) (Bottom Boot Block)

■ FUNCTIONAL DESCRIPTION

Simultaneous Operation

MBM29DL16XTE/BE have feature, which is capability of reading data from one bank of memory while a program or erase operation is in progress in the other bank of memory (simultaneous operation), in addition to the conventional features (read, program, erase, erase-suspend read, and erase-suspend program). The bank selection can be selected by bank address (A₁₅ to A₁₉) with zero latency.

The MBM29DL161TE/BE have two banks which contain Bank 1 (8KB \times eight sectors) and Bank 2 (64KB \times thirty-one sectors).

The MBM29DL162TE/BE have two banks which contain Bank 1 (8KB × eight sectors, 64KB × three sectors) and Bank 2 (64KB × twenty eight sectors).

The MBM29DL163TE/BE have two banks which contain Bank 1 (8KB × eight sectors, 64KB × seven sectors) and Bank 2 (64KB × twenty four sectors).

The MBM29DL164TE/BE have two banks which contain Bank 1 (8KB \times eight sectors, 64KB \times fifteen sectors) and Bank 2 (64KB \times sixteen sectors).

The simultaneous operation can not execute multi-function mode in the same bank. Table 10 shows combination to be possible for simultaneous operation. (Refer to the Figure 11 Bank-to-bank Read/Write Timing Diagram.)

Case	Bank 1 Status	Bank 2 Status			
1	Read mode	Read mode			
2	Read mode	Autoselect mode			
3	Read mode	Program mode			
4	Read mode	Erase mode *			
5	Autoselect mode	Read mode			
6	Program mode	Read mode			
7	Erase mode *	Read mode			

Table 10 Simultaneous Operation

*: An erase operation may also be supended to read from or program to a sector not being erased.

• Read Mode

The MBM29DL16XTE/BE have two control functions which must be satisfied in order to obtain data at the outputs. \overline{CE} is the power control and should be used for a device selection. \overline{OE} is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least t_{ACC}-to_E time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or to change \overline{CE} pin from "H" or "L"

• Standby Mode

There are two ways to implement the standby mode on the MBM29DL16XTE/BE devices, one using both the CE and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with \overline{CE} and \overline{RESET} inputs both held at V_{cc} ± 0.3 V. Under this condition the current consumed is less than 5 µA max. During Embedded Algorithm operation, V_{cc} active current (I_{cc2}) is required even \overline{CE} = "H". The device can be read with standard access time (t_{cE}) from either of these standby modes.

When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at V_{SS} \pm 0.3 V (\overline{CE} = "H" or "L"). Under this condition the current is consumed is less than 5 μ A max. Once the RESET pin is taken high, the device requires t_{RH} of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the \overline{OE} input.

• Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29DL16XTE/BE data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29DL16XTE/BE automatically switch themselves to low power mode when MBM29DL16XTE/BE addresses remain stably during access fine of 150 ns. It is not necessary to control \overline{CE} , \overline{WE} , and \overline{OE} on the mode. Under the mode, the current consumed is typically 1 μ A (CMOS Level).

During simultaneous operation, Vcc active current (Icc2) is required.

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29DL16XTE/BE read-out the data for changed addresses.

• Output Disable

With the \overline{OE} input at a logic high level (V_{IH}), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

• Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A₉. Two identifier bytes may then be sequenced from the devices outputs by toggling address A₀ from V_{IL} to V_{IH}. All addresses are DON'T CARES except A₀, A₁, and A₆ (A₋₁). (See Tables 3 and 4.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29DL16XTE/BE are erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in Table 12. (Refer to Autoselect Command section.)

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer's code (Fujitsu = 04H) and word 1 ($A_0 = V_{IH}$) represents the device identifier code (MBM29DL161TE = 36H and MBM29DL161BE = 39H for ×8 mode; MBM29DL161TE = 2236H and MBM29DL161BE = 2239H for ×16 mode), (MBM29DL162TE = 2DH and MBM29DL162BE = 2EH for ×8 mode; MBM29DL162TE = 222DH and MBM29DL162BE = 222EH for ×16 mode), (MBM29DL163TE = 28H and MBM29DL163BE = 2BH for ×8 mode; MBM29DL163TE = 2228H and MBM29DL163BE = 222BH for ×16 mode), (MBM29DL163BE = 222BH for ×16 mode), (MBM29DL164TE = 33H and MBM29DL164E = 35H for ×8 mode; MBM29DL164TE = 2233H and MBM29DL164E = 35H for ×8 mode; MBM29DL164TE = 2233H and MBM29DL164E = 35H for ×8 mode; MBM29DL164E = 323H and MBM29DL164E = 35H for ×8 mode; MBM29DL164E = 2235H for ×16 mode). These two bytes/words are given in the tables 11.1 to 11.8. All identifiers for manufactures and device will exhibit odd parity with DQ₇ defined as the parity bit. In order to read the proper device codes when executing the autoselect, A₁ must be V_{IL}. (See Tables 11.1 to 11.8.)

In case of applying V_{ID} on A_9 , since both Bank 1 and Bank 2 enters Autoselect mode, the simultenous operation can not be executed.

	Туре		A12 to A19	A ₆	A 1	Ao	A -1 ^{*1}	Code (HEX)
Manufa	cture's Code		Х	VIL	VIL	VIL	Vı∟	04H
	MBM29DL161TE	Byte	v	Ma	M	Max	VIL	36H
Device	MBW29DL1011E	Word	Х	Vil	Vı∟	Vін	Х	2236H
Code		Byte	V	M		M	VIL	39H
	MBM29DL161BE	Word	Х	Vil	Vı∟	Vін	Х	2239H
Sector	Group Protection	1	Sector Group Addresses	VIL	Vін	VIL	VIL	01H*2

 Table 11.1
 MBM29DL161TE/BE Sector Group Protection Verify Autoselect Codes

*1: A₋₁ is for Byte mode.

*2: Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

	Туре		Code	DQ 15	DQ 14	DQ 13	DQ ₁₂	DQ 11	DQ 10	DQ ₉	DQ8	DQ7	DQ ₆	DQ₅	DQ4	DQ₃	DQ ₂	DQ1	DQ₀
Manufa	acturer's Code		04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29DL161TE	(B)	36H	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	0	1	1	0
Device		(W)	2236H	0	0	1	0	0	0	1	0	0	0	1	1	0	1	1	0
Code	MBM29DL161BE	(B)	39H	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	1	0	0	1
	IVIDIVI29DL TO TBE	(W)	2239H	0	0	1	0	0	0	1	0	0	0	1	1	1	0	0	1
Sector	Group Protection		01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Table 11.2 Expanded Autoselect Code Table

(B): Byte mode

	Туре		A12 to A19	A ₆	A 1	A٥	A -1 ^{*1}	Code (HEX)
Manufa	cture's Code		Х	VIL	VIL	VIL	VIL	04H
	MBM29DL162TE	Byte	х	VIL	VIL	Vih	VIL	2DH
Device	MDW29DL1021E	Word	^	VIL	VIL	VIH	Х	222DH
Code	MBM29DL162BE	Byte	х	M		M	Vil	2EH
	MIDIVIZ9DL 102DE	Word	^	VIL	Vı∟	Vін	Х	222EH
Sector (Group Protection		Sector Group Addresses	VIL	Vін	VIL	Vil	01H*2

Table 11.3 MBM29DL162TE/BE Sector Group Protection Verify Autoselect Codes

*1: A₋₁ is for Byte mode.

*2: Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

	Туре		Code	DQ 15	DQ ₁₄	DQ 13	DQ ₁₂	DQ 11	DQ 10	DQ9	DQ8	DQ7	DQ ₆	DQ₅	DQ₄	DQ₃	DQ ₂	DQ ₁	DQ₀
Manufa	cturer's Code		04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29DL162TE	(B)	2DH	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	1	0	1
Device		(W)	222DH	0	0	1	0	0	0	1	0	0	0	1	0	1	1	0	1
Code	MBM29DL162BE	(B)	2EH	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	1	1	0
	IVIDIVI29DL 102DE	(W)	222EH	0	0	1	0	0	0	1	0	0	0	1	0	1	1	1	0
Sector	Sector Group Protection				0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Table 11.4 Expanded Autoselect Code Table

(B): Byte mode

	Туре		A12 to A19	A ₆	A 1	Ao	A -1 ^{*1}	Code (HEX)
Manufa	cture's Code		Х	VIL	VIL	VIL	VIL	04H
	MBM29DL163TE	Byte	V	Ma	M	Max	VIL	28H
Device	MBNI29DL 1031E	Word	Х	VIL	Vil	Vih	Х	2228H
Code	MBM29DL163BE	Byte	Х	Ma	M	Max	VIL	2BH
	MBNI29DL 103BE	Word	~	VIL	Vil	Vін	Х	222BH
Sector (Group Protection		Sector Group Addresses	VIL	Vih	VIL	VIL	01H*2

Table 11.5 MBM29DL163TE/BE Sector Group Protection Verify Autoselect Codes

*1: A₋₁ is for Byte mode.

*2: Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

	Туре		Code	DQ 15	DQ ₁₄	DQ 13	DQ ₁₂	DQ 11	DQ 10	DQ9	DQ8	DQ7	DQ ₆	DQ₅	DQ4	DQ₃	DQ ₂	DQ1	DQ₀
Manufa	acturer's Code		04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29DL163TE	(B)	28H	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	0	0	0
Device		(W)	2228H	0	0	1	0	0	0	1	0	0	0	1	0	1	0	0	0
Code	MBM29DL163BE	(B)	2BH	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	0	1	0	1	1
	INDIVIZ9DE 103DE	(W)	222BH	0	0	1	0	0	0	1	0	0	0	1	0	1	0	1	1
Sector Group Protection			01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Table 11.6 Expanded Autoselect Code Table

(B): Byte mode

	Туре		A12 to A19	A ₆	A 1	A	A -1 ^{*1}	Code (HEX)
Manufa	cture's Code		Х	VIL	VIL	VIL	VIL	04H
	MBM29DL164TE	Byte	х	VIL	VIL	Vih	VIL	33H
Device	INDIVI29DL 1041E	Word	^	VIL	VIL	VIH	Х	2233H
Code	MBM29DL164BE	Byte	х	Ma	VIL	Max	VIL	35H
	MBM29DL104BE	Word	^	Vı∟	VIL	Vін	Х	2235H
Sector	Group Protection		Sector Group Addresses	VIL	Vін	VIL	VIL	01H [*] 2

Table 11.7 MBM29DL164TE/BE Sector Group Protection Verify Autoselect Codes

*1: A₋₁ is for Byte mode.

*2: Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

	Туре		Code	DQ 15	DQ ₁₄	DQ 13	DQ ₁₂	DQ 11	DQ 10	DQ9	DQ8	DQ7	DQ ₆	DQ₅	DQ4	DQ₃	DQ ₂	DQ1	DQ₀
Manufa	cturer's Code		04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29DL164TE	(B)	33H	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	0	0	1	1
Device		(W)	2233H	0	0	1	0	0	0	1	0	0	0	1	1	0	0	1	1
Code	MBM29DL164BE	(B)	35H	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	0	1	0	1
	IVIDIVI29DL 104DE	(W)	2235H	0	0	1	0	0	0	1	0	0	0	1	1	0	1	0	1
Sector	Group Protection		01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Table 11.8 Expanded Autoselect Code Table

(B): Byte mode

• Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL}, while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH}. Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

• Sector Group Protection

The MBM29DL16XTE/BE feature hardware sector group protection. This feature will disable both program and erase operations in any combination of seventeen sector groups of memory. (See Tables 9.1 and 9.2). The sector group protection feature is enabled using programming equipment at the user's site. The device is shipped with all sector groups unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A₉ and control pin \overline{OE} , (suggest V_{ID} = 11.5 V), $\overline{CE} = V_{IL}$ and A₀ = A₆ = V_{IL}, A₁ = V_{IH}. The sector group addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) should be set to the sector to be protected. Tables 5.1 to 8.2 define the sector address for each of the thirty nine (39) individual sectors, and tables 9.1 and 9.2 define the sector group address for each of the seventeen (17) individual group sectors. Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector group addresses must be held constant during the WE pulse. See Figures 18 and 26 for sector group protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector group addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the device will produce "0" for unprotected sector. In this mode, the lower order addresses, except for A₀, A₁, and A₆ are DON'T CARES. Address locations with A₁ = V_{IL} are reserved for Autoselect manufacturer and device codes. A₋₁ requires to apply to V_{IL} on byte mode.

It is also possible to determine if a sector group is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) are the desired sector group address will produce a logical "1" at DQ₀ for a protected sector group. See Tables 11.1 to 11.8 for Autoselect codes.

• Temporary Sector Group Unprotection

This feature allows temporary unprotection of previously protected sector groups of the MBM29DL16XTE/BE devices in order to change data. The Sector Group Unprotection mode is activated by setting the $\overrightarrow{\text{RESET}}$ pin to high voltage (V_{ID}). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the V_{ID} is taken away from the $\overrightarrow{\text{RESET}}$ pin, all the previously protected sector groups will be protected again. Refer to Figures 19 and 27.

• RESET

Hardware Reset

The MBM29DL16XTE/BE devices may be reset by driving the $\overline{\text{RESET}}$ pin to V_{IL}. The $\overline{\text{RESET}}$ pin has a pulse requirement and has to be kept low (V_{IL}) for at least "t_{RP}" in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode "t_{READY}" after the $\overline{\text{RESET}}$ pin is driven low. Furthermore, once the $\overline{\text{RESET}}$ pin goes high, the devices require an additional "t_{RH}" before it will allow read access. When the $\overline{\text{RESET}}$ pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the $\overline{\text{RESET}}$ pulse. See Figure 14 for the timing diagram. Refer to Temporary Sector Group Unprotection for additional functionality.

Boot Block Sector Protection

The Write Protect function provides a hardware method of protecting certain boot sectors without using V_{ID}. This function is one of two provided by the \overline{WP} /ACC pin.

If the system asserts V_{IL} on the \overline{WP}/ACC pin, the device disables program and erase functions in the two "outermost" 8K byte boot sectors independently of whether those sectors were protected or unprotected using the method described in "Sector Protection/Unprotection". The two outermost 8K byte boot sectors are the two sectors containing the lowest addresses in a bottom-boot-configured device, or the two sectors containing the highest addresses in a top-boot-congfigured device.

(MBM29DL16XTE: SA37 and SA38, MBM29DL16XBE: SA0 and SA1)

If the system asserts V_H on the WP/ACC pin, the device reverts to whether the two outermost 8K byte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in "Sector protection/unprotection".

Accelerated Program Operation

MBM29DL16XTE/BE offers accelerated program operation which enables the programming in high speed. If the system asserts V_{ACC} to the \overline{WP} /ACC pin, the device automatically enters the acceleration mode and the time required for program operation will reduce to about 60%. This function is primarily intended to allow high speed program, so caution is needed as the sector group will temporarily be unprotected.

The system would use a fact program command sequence when programming during acceleration mode. Set command to fast mode and reset command from fast mode are not necessary. When the device enters the acceleration mode, the device automatically set to fast mode. Therefore, the pressent sequence could be used for programming and detection of completion during acceleration mode.

Removing Vacc from the \overline{WP} /ACC pin returns the device to normal operation. Do not remove Vacc from \overline{WP} /ACC pin while programming. See Figure 21.

Comma Sequen		Bus Write Cycles Req'd	First Write (Secon Write		Third Write		Fourth Read/ Cyc	Write	Fifth Write		Sixth Write	
•		Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	Word Byte	1	хххн	F0H	—	_	—	—	_	—	—	_	—	_
Read/Reset	Word Byte	3	555H AAAH	ААН	2AAH 555H	55H	555H AAAH	F0H	RA	RD				
Autoselect	Word Byte	3	555H AAAH	AAH	2AAH 555H	55H	(BA) 555H (BA) AAAH	90H						
Program	Word Byte	4	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	A0H	PA	PD				_
Program Susp	end	1	BA	B0H	—	—	—	_	—	—	—	—	—	—
Program Resu	me	1	BA	30H	—	_	—	—	—	_	—	_	—	_
Chip Erase	Word Byte	6	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	80H	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	10H
Sector Erase	Word Byte	6	555H AAAH	ААН	2AAH 555H	55H	555H AAAH	80H	555H AAAH	AAH	2AAH 555H	55H	SA	30H
Erase Susp		1	BA	B0H	_						_			
Erase Resu		1	BA	30H										
Set to Fast Mode	Word Byte	3	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	20H	_			_		
Fast Program *1	Word Byte	2	XXXH XXXH	A0H	PA	PD	_							
Reset from Fast Mode *1	Word Byte	2	BA BA	90H	XXXH XXXH	F0H		_						_
Extended Sector Group Protection *2	Word Byte	4	хххн	60H	SPA	60H	SPA	40H	SPA	SD	_		_	
Query *3	Word Byte	1	55H AAH	98H		_		_	_			_		_
Hi-ROM Entry	Word Byte	3	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	88H	_			_		_
Hi-ROM Program *4	Word Byte	4	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	A0H	PA	PD				
Hi-ROM Erase *4	Word Byte	6	555H AAAH	AAH	2AAH 555H	55H	555H AAAH	80H	555H AAAH	AAH	2AAH 555H	55H	HRA	30H
Hi-ROM	Word	4	555H	AAH	2AAH	55H	(HRBA) 555H	90H	хххн	00H				
Exit *4	Byte	-	AAAH		555H	5511	(HRBA) AAAH	3011		0011				

Table 12 MBM29DL16XTE/BE Command Definitions	Table 12	MBM29DL16XTE/BE	Command Definitions
--	----------	-----------------	---------------------

- Notes: 1. Address bits A₁₁ to A₁₉ = X = "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA).
 - 2. Bus operations are defined in Tables 3 and 4.
 - 3. RA = Address of the memory location to be read
 - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
 - SA = Address of the sector to be erased. The combination of A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂ will uniquely select any sector.
 - BA = Bank Address (A₁₅ to A₁₉)
 - 4. RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
 - 5. SPA = Sector group address to be protected. Set sector group address (SGA) and $(A_6, A_1, A_0) = (0, 1, 0)$.
 - SD = Sector group protection verify data. Output 01H at protected sector group addresses and output 00H at unprotected sector group addresses.
 - 6. HRA = Address of the Hi-ROM area

29DL16XTE (Top Boot Type)	Word Mode:	0F8000H to 0FFFFFH
	Byte Mode:	1F0000H to 1FFFFFH
29DL16XBE (Bottom Boot Type)	Word Mode:	000000H to 007FFFH
	Bvte Mode:	000000H to 00FFFFH

- 7. HRBA =Bank Address of the Hi-ROM area
 - 29DL16XTE (Top Boot Type) :A15 = A16= A17 = A18 = A19 = 1
 - 29DL16XBE (Bottom Boot Type) :A15 = A16= A17 = A18 = A19 = 0
- 8. The system should generate the following address patterns:
 - Word Mode: 555H or 2AAH to addresses A₀ to A₁₀
 - Byte Mode: AAAH or 555H to addresses A-1 and A0 to A10
- 9. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

*1:This command is valid while Fast Mode.

- *2:This command is valid while $\overline{\text{RESET}} = V_{\text{ID.}}$
- *3:The valid addresses are A₆ to A₀.
- *4:This command is valid while Hi-ROM mode.

COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. Some commands are required Bank Address (BA) input. When command sequences are inputed to bank being read, the commands have priority than reading. Table 12 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Also the Program Suspend (B0H) and Program Resume (30H) commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ₀ to DQ₇ and DQ₈ to DQ₁₅ bits are ignored.

• Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ($DQ_5 = 1$) to Read/Reset mode, the Read/ Reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

• Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A_9 to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

The Autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address (BA) and the Autoselect command. Then the manufacture and device codes can be read from the bank, and an actual data of memory cell can be read from the another bank.

Following the command write, a read cycle from address (BA)00H retrieves the manufacture code of 04H. A read cycle from address (BA)01H for \times 16((BA)02H for \times 8) returns the device code (MBM29DL161TE = 36H and MBM29DL161BE = 39H for \times 8 mode; MBM29DL161TE = 2236H and MBM29DL161BE = 2239H for \times 16 mode), (MBM29DL162TE = 2DH and MBM29DL162BE = 2EH for \times 8 mode; MBM29DL162TE = 222DH and MBM29DL162BE = 22EH for \times 16 mode), (MBM29DL162BE = 222EH for \times 16 mode), (MBM29DL163TE = 223H and MBM29DL163BE = 22BH for \times 8 mode; MBM29DL163TE = 233H and MBM29DL163TE = 33H and MBM29DL163TE = 33H and MBM29DL164TE = 33H and MBM29DL164E = 35H for \times 8 mode; MBM29DL164TE = 2233H and MBM29DL164E = 2235H for \times 16 mode). (See Tables 11.1 to 11.8.)

All manufacturer and device codes will exhibit odd parity with DQ₇ defined as the parity bit. Sector state (protection or unprotection) will be informed by address (BA)02H for ×16 ((BA)04H for ×8). Scanning the sector group addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector group. The programming verification should be performed by verify sector group protection on the protected sector. (See Tables 3 and 4.)

The manufacture and device codes can be allowed reading from selected bank. To read the manufacture and device codes and sector protection status from non-selected bank, it is necessary to write Read/Reset command sequence into the register and then Autoselect command should be written into the bank to be read.

If the software (program code) for Autoselect command is stored into the Flash memory, the device and manufacture codes should be read from the other bank where is not contain the software.

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

• Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The system can determine the status of the program operation by using DQ7 (Data Polling), DQ6 (Toggle Bit), or RY/BY. The Data Polling and Toggle Bit must be performed at the memory location which is being programmed.

The automatic programming operation is completed when the data on DQ₇ is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 13, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from Read/Reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 22 illustrates the Embedded Program[™] Algorithm using typical command strings and bus operations.

• Program Suspend/Resume

The Program Suspend command allows the system to interrupt a program operation so that data can be read from any address. Writing the Program Suspend command (B0H) during the Embedded Program operation immediately suspends the programming. The Program Suspend command mav also be issued during a programming operation while an erase is suspend. The bank addresses of sector being programed should be set when writing the Program Suspend command.

When the Program Suspend command is written during a programming process , the device halts the program operation within 1 μ s and updates the status bits.

After the program operation has been suspended, the system can read data from any address. The data at program-suspend address is not valid. Normal read timing and command definitions apply.

After the Program Resume command (30 H) is written, the device reverts to programming. The bank addresses of sector being suspended should be set when writing the Program Resume command. The system can determine the status of the program operation using the DQ₇ or DQ₆ status bits, just as in the standard program operation.See "Write Operation Status" for more information.

The system may also write the autoselect command sequence when the device in the Program Suspend mode.

The device allows reading autoselect codes at the addresses within programming sectors, since the codes are not stored in the memory. When the device exits the autoselect mode, the device reverts to the Program Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Program Resume command (address bits are "Bank Address") to exit the Program Suspend mode and continue the programming operation. Further writes of the Resume command are ignored. Another Program Suspend command can be written after the device has resume programming.

• Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ₇ (Data Polling), DQ₆ (Toggle Bit), or RY/BY. The chip erase begins on the rising edge of the last \overline{CE} or \overline{WE} , whichever happens first in the command sequence and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 23 illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{CE} or \overline{WE} whichever happens later, while the command (Data = 30H) is latched on the rising edge of \overline{CE} or \overline{WE} which happens first. After time-out of "trow" from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 12. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than "trow" otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of "trow" from the rising edge of last \overline{CE} or \overline{WE} whichever happens first will initiate the execution of the Sector Erase command(s). If another falling edge of \overline{CE} or \overline{WE} , whichever happens first occurs within the "trow" time-out window the timer is reset. (Monitor DQ₃ to determine if the sector erase timer window is still open, see section DQ₃, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 38).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using DQ₇ (\overline{Data} Polling), DQ₆ (Toggle Bit), or RY/BY.

The sector erase begins after the "t_{TOW}" time out from the rising edge of \overline{CE} or \overline{WE} whichever happens first for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the devices return to the read mode. Data polling and Toggle Bit must be performed at an address within any of the sectors being erased.

Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

In case of multiple sector erase across bank boundaries, a read from bank (read-while-erase) can not performe.

Figure 23 illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.

• Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command (B0H) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command (30H) resumes the erase operation. The bank addresses of sector being erasing or suspending should be set when writting the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of "tspd" to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/BY output pin will be at Hi-Z and the DQ₇ bit will be at logic "1", and DQ₆ will stop toggling. The user must use the address of the erasing sector for reading DQ₆ and DQ₇ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the RY/BY output pin, Data polling of DQ₇ or by the Toggle Bit I (DQ₆) which is the same as the regular Program operation. Note that DQ₇ must be read from the Program address while DQ₆ can be read from any address within bank being erase-suspended.

To resume the operation of Sector Erase, the Resume command (30H) should be written to the bank being erase suspended. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

• Extended Command

(1) Fast Mode

MBM29DL16XTE/BE has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. The first cycle must contain the bank address. (Refer to the Figure 28.) The V_{CC} active current is required even $\overline{CE} = V_{H}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0H) and data write cycles (PA/PD). (Refer to the Figure 28.)

(3) Extended Sector Group Protection

In addition to normal sector group protection, the MBM29DL16XTE/BE has Extended Sector Group Protection as extended function. This function enable to protect sector group by forcing V_{ID} on RESET pin and write a command sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The only RESET pin requires V_{ID} for sector group protection in this mode. The extended sector group protection requires V_{ID} on RESET pin. With this condition, the operation is initiated by writing the set-up command (60H) into the command register. Then, the sector group addresses pins (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set to the sector group protection command (60H). A sector group is typically protected in 250 µs. To verify programming of the protection circuitry, the sector group addresses pins (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set and write a command (40H). Following the command write, a logical "1" at device output DQ₀ will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector group protection command (60H) again. To terminate the operation, it is necessary to set RESET pin to V_{IH}. (Refer to the Figures 20 and 29.)

(4) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98H) into the command register. The bank address should be set when writing this command. Then the device information can be read from the bank, and an actual data of memory cell be read from the another bank. Following the command write, a read cycle from specific address retrives device information. Please note that output data of upper byte (DQ₈ to DQ₁₅) is "0" in word mode (16 bit) read. Refer to the CFI code table. To terminate operation, it is necessary to write the read/reset command sequence into the register. (See Table 15.)

• Hidden ROM (Hi-ROM) Region

The Hi-ROM feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the Hi-ROM region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The Hi-ROM region is 64K bytes in length and is stored at the same address of the 8KB ×8 sectors. The MBM29DL16XTE occupies the address of the byte mode 1F0000H to 1FFFFFH (word mode 0F8000H to 0FFFFH) and the MBM29DL16XBE type occupies the address of the byte mode 000000H to 00FFFFH (word mode 000000H to 007FFFH). After the system has written the Enter Hi-ROM command sequence, the system may read the Hi-ROM region by using the addresses normally occupied by the boot sectors. That is, the device sends all commands that would normally be sent to the boot sectors to the Hi-ROM region. This mode of operation continues until the system issues the Exit Hi-ROM command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the boot sectors.

• Hidden ROM (Hi-ROM) Entry Command

MBM29DL16XTE/BE has a Hidden ROM area with One Time Protect function. This area is to enter the security code and to unable the change of the code once set. Program/erase is possible in this area until it is protected. However, once it is protected, it is impossible to unprotect, so please use this with caution.

Hidden ROM area is 64K Byte and in the same address area of 8KB sector. The address of top boot is 1F0000H to 1FFFFH at byte mode (0F8000H to 0FFFFH at word mode) and the bottom boot is 000000H to 00FFFFH at byte mode (000000H to 007FFFH at word mode). These areas are normally the boot block area (8KB \times 8 sector). Therefore, write the Hidden ROM entry command sequence to enter the Hidden ROM area. It is called as Hidden ROM mode when the Hidden ROM area appears.

Sector other than the boot block area could be read during Hidden ROM mode. Read/program/earse of the Hidden ROM area is possible during Hidden ROM mode. Write the Hidden ROM reset command sequence to exit the Hidden ROM mode. The bank address of the Hidden ROM should be set on the third cycle of this reset command sequence.

In case of MBM29DL161TE/BE, whose Bank 1 size is 0.5 Mbit, the simultaneous operation cannot execute multi-function mode between the Hidden ROM area and Bank 2 Region.

• Hidden ROM (Hi-ROM) Program Command

To program the data to the Hidden ROM area, write the Hidden ROM program command sequence during Hidden ROM mode. This command is same as the program command in the past except to write the command during Hidden ROM mode. Therefore the detection of completion method is the same as in the past, using the DQ₇ data poling, DQ₆ toggle bit and RY/BY pin. Need to pay attention to the address to be programmed. If the address other than the Hidden ROM area is selected to program, the data of the address will be changed.

• Hidden ROM (Hi-ROM) Erase Command

To erase the Hidden ROM area, write the Hidden ROM erase command sequence during Hidden ROM mode. This command is same as the sector erase command in the past except to write the command during Hidden ROM mode. Therefore the detection of completion method is the same as in the past, using the DQ₇ data poling, DQ₆ toggle bit and RY/ \overline{BY} pin. Need to pay attention to the sector address to be erased. If the sector address other than the Hidden ROM area is selected, the data of the sector will be changed.

• Hidden ROM (Hi-ROM) Protect Command

There are two methods to protect the Hidden ROM area. One is to write the sector group protect setup command(60H), set the sector address in the Hidden ROM area and (A₆, A₁, A₀) = (0,1,0), and write the sector group protect command(60H) during the Hidden ROM mode. The same command sequence could be used because except that it is in the Hidden ROM mode and that it does not apply high voltage to \overrightarrow{RESET} pin, it is the same as the extension sector group protect in the past. Please refer to "Function Explanation **Extended Command** (3) Extentended Sector Group Protection" for details of extention sector group protect setting.

The other is to apply high voltage (VID) to A₉ and \overline{OE} , set the sector address in the Hidden ROM area and (A₆, A₁, A₀) = (0,1,0), and apply the write pulse during the Hidden ROM mode. To verify the protect circuit, apply high voltage (VID) to A₉, specify (A₆, A₁, A₀) = (0,1,0) and the sector address in the Hidden ROM area, and read. When "1" appears to DQ₀, the protect setting is completed. "0" will appear to DQ₀ if it is not protected. Please apply write pulse agian. The same command sequence could be used for the above method because other than the Hidden ROM mode, it is the same as the sector group protect in the past. Please refer to "Function Explanation **Secor Group Protection**" for details of sector group protect setting

Other sector group will be effected if the address other than the Hidden ROM area is selected for the sectoer group address, so please be carefull. Once it is protected, protection can not be cancelled, so please pay closest attention.

• Write Operation Status

Detailed in Table 13 are all the status flags that can determine the status of the bank for the current mode operation. The read operation from the bank where is not operate Embedded Algorithm returns a data of memory cell. These bits offer a method for determining whether a Embedded Algorithm is completed properly. The information on DQ₂ is address sensitive. This means that if an address from an erasing sector is consectively read, then the DQ₂ bit will toggle. However, DQ₂ will not toggle if an address from a non-erasing sector is consectively read. This allows the user to determine which sectors are erasing and which are not.

The status flag is not output from bank (non-busy bank) not executing Embedded Algorithm. For example, there is bank (busy bank) which is now executing Embedded Algorithm. When the read sequence is [1]
busy bank>, [2] <non-busy bank>, [3]
busy bank>, the DQ6 is toggling in the case of [1] and [3]. In case of [2], the data of memory cell is outputted. In the erase-suspend read mode with the same read sequence, DQ6 will not be toggled in the [1] and [3].

In the erase suspend read mode, DQ₂ is toggled in the [1] and [3]. In case of [2], the data of memory cell is outputted.

		Status	DQ7	DQ ₆	DQ₅	DQ ₃	DQ ₂
	Embedded Program Algorithm		\overline{DQ}_7	Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle*
	Program Suspended	Program Suspend Read (Program Suspended Sector)	Data	Data	Data	Data	Data
In Progress	Mode	Program Suspend Read (Non-Program Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle	0	0	1 *
	Embedded F	Program Algorithm	DQ ₇	Toggle	1	0	1
Exceeded	Embedded E	rase Algorithm	0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle	1	0	N/A

Table 13 Hardware Sequence Flags

*: Successive reads from the erasing or erase-suspend sector will cause DQ₂ to toggle. Reading from non-erase suspend sector address will indicate logic "1" at the DQ₂ bit.

Notes: 1. DQ_0 and DQ_1 are reserve pins for future use.

2. DQ4 is Fujitsu internal use only.

• DQ7

Data Polling

The MBM29DL16XTE/BE devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ₇. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ₇. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ₇ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ₇ output. The flowchart for Data Polling (DQ₇) is shown in Figure 24.

For programming, the Data Polling is valid after the rising edge of fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid.

If a program address falls within a protected sector, $\overline{\text{Data}}$ Polling on DQ₇ is active for approximately 1 µs, then that bank returns to the read mode. After an erase command sequence is written, if all sectors selected for erasing are protected, $\overline{\text{Data}}$ Polling on DQ₇ is active for approximately 400 µs, then the bank returns to read mode.

Once the Embedded Algorithm operation is close to being completed, the MBM29DL16XTE/BE data pins (DQ₇) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the devices are driving status information on DQ₇ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ₇ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ₇ has a valid data, the data outputs on DQ₀ to DQ₆ may be still invalid. The valid data on DQ₀ to DQ₇ will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 13.)

See Figure 9 for the Data Polling timing specifications and diagrams.

• **DQ**₆

Toggle Bit I

The MBM29DL16XTE/BE also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 1 μ s and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 400 μ s and then drop back into read mode, having changed none of the data.

Either \overline{CE} or \overline{OE} toggling will cause the DQ₆ to toggle. In addition, an Erase Suspend/Resume command will cause the DQ₆ to toggle.

The system can use DQ₆ to determine whether a sector is actively erasing or is erase-suspended. When a bank is actively erasing (that is, the Embedded Erase Algorithm is in progress), DQ₆ toggles. When a bank enters the Erase Suspend mode, DQ₆ stops toggling. Successive read cycles during the erase-suspend-program cause DQ₆ to toggle.

To operate toggle bit function properly, \overline{CE} or \overline{OE} must be high when bank address is changed.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

• DQ5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the devices under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in Tables 3 and 4.

The DQ₅ failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ₇ bit and DQ₆ never stops toggling. Once the devices have exceeded timing limits, the DQ₅ bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

• **DQ**₃

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent Sector Erase command. If DQ₃ were high on the second status check, the command may not have been accepted.

See Table 13: Hardware Sequence Flags.

• **DQ**₂

Toggle Bit II

This toggle bit II, along with DQ₆, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7 , is summarized as follows: For example, DQ_2 and DQ_6 can be used together to determine if the erase-suspend-read mode is in progress. (DQ_2 toggles while DQ_6 does not.) See also Table 14 and Figure 12.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the device is in the erase mode, DQ_2 toggles if this bit is read from an erasing sector.

To operate toggle bit function properly, \overline{CE} or \overline{OE} must be high when bank address is changed.

Mode	DQ7	DQ ₆	DQ2
Program	DQ ₇	Toggle	1
Erase	0	Toggle	Toggle (Note)
Erase-Suspend Read (Erase-Suspended Sector)	1	1	Toggle
Erase-Suspend Program	DQ ₇	Toggle	1 (Note)

Table 14 Toggle Bit Status

Note: Successive reads from the erasing or erase-suspend sector will cause DQ₂ to toggle. Reading from nonerase suspend sector address will indicate logic "1" at the DQ₂ bit.

• RY/BY

Ready/Busy

The MBM29DL16XTE/BE provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/ write or erase operation. When the RY/BY pin is low, the devices will not accept any additional program or erase commands. If the MBM29DL16XTE/BE are placed in an Erase Suspend mode, the RY/BY output will be high.

During programming, the RY/ \overline{BY} pin is driven low after the rising edge of the fourth write pulse. During an erase operation, the RY/ \overline{BY} pin is driven low after the rising edge of the sixth write pulse. The RY/ \overline{BY} pin will indicate a busy condition during the RESET pulse. Refer to Figures 13 and 14 for a detailed timing diagram. The RY/ \overline{BY} pin is pulled high in standby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

• Byte/Word Configuration

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29DL16XTE/BE devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ₀ to DQ₁₅. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ₁₅/A-1 pin becomes the lowest address bit and DQ₈ to DQ₁₄ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₀ to DQ₇ and the DQ₈ to DQ₁₅ bits are ignored. Refer to Figures 15, 16 and 17 for the timing diagram.

Data Protection

The MBM29DL16XTE/BE are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

• Low Vcc Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than V_{LKO} (min). If V_{CC} < V_{LKO}, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO}. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is above V_{LKO} (min).

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

• Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not initiate a write cycle.

• Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

• Power-Up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{\mathbb{H}}$ and $\overline{OE} = V_{\mathbb{H}}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

Description	A ₀ to A ₆	DQ₀ to DQ₁₅
Query-unique ASCII string "QRY"	10h 11h 12h	0051h 0052h 0059h
Primary OEM Command Set 2h: AMD/FJ standard type	13h 14h	0002h 0000h
Address for Primary Extended Table	15h 16h	0040h 0000h
Alternate OEM Command Set (00h = not applicable)	17h 18h	0000h 0000h
Address for Alternate OEM Extended Table	19h 1Ah	0000h 0000h
Vcc Min. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Bh	0027h
Vcc Max. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Ch	0036h
VPP Min. voltage	1Dh	0000h
VPP Max. voltage	1Eh	0000h
Typical timeout per single byte/word write 2 ^Ν μs	1Fh	0004h
Typical timeout for Min. size buffer write 2 ^ℕ μs	20h	0000h
Typical timeout per individual block erase 2 [№] ms	21h	000Ah
Typical timeout for full chip erase 2 ^ℕ ms	22h	0000h
Max. timeout for byte/word write 2 ^N times typical	23h	0005h
Max. timeout for buffer write 2 ^N times typical	24h	0000h
Max. timeout per individual block erase 2 ^N times typical	25h	0004h
Max. timeout for full chip erase 2 ^ℕ times typical	26h	0000h
Device Size = 2 ^N byte	27h	0015h
Flash Device Interface de- scription	28h 29h	0002h 0000h
Max. number of byte in multi-byte write = 2 ^N	2Ah 2Bh	0000h 0000h
Number of Erase Block Re- gions within device	2Ch	0002h
Erase Block Region 1 Infor- mation	2Dh 2Eh 2Fh 30h	0007h 0000h 0020h 0000h
Erase Block Region 2 Infor- mation	31h 32h 33h 34h	001Eh 0000h 0000h 0001h

Table 15 Common Flash Memory Interface Code

Description	A ₀ to A ₆	DQ₀ to DQ₁₅
Query-unique ASCII string "PRI"	40h 41h 42h	0050h 0052h 0049h
Major version number, ASCII	43h	0031h
Minor version number, ASCII	44h	0032h
Address Sensitive Unlock 0h = Required 1h = Not Required	45h	0000h
Erase Suspend Oh = Not Supported 1h = To Read Only 2h = To Read & Write	46h	0002h
Sector Protection Oh = Not Supported X = Number of sectors in per group	47h	0001h
Sector Temporary Unprotec- tion 00h = Not Supported 01h = Supported	48h	0001h
Sector Protection Algorithm	49h	0004h
Number of Sector for Bank 2 00h = Not Supported 1Fh = MBM29DL161TE 1Ch = MBM29DL162TE 18h = MBM29DL163TE 10h = MBM29DL164TE 1Fh = MBM29DL161BE 1Ch = MBM29DL162BE 18h = MBM29DL163BE 10h = MBM29DL164BE	4Ah	00XXh
Burst Mode Type 00h = Not Supported	4Bh	0000h
Page Mode Type 00h = Not Supported	4Ch	0000h
ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-4: volt, D3-0: 100 mvolt	4Dh	0085h
ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-4: volt, D3-0: 100 mvolt	4Eh	0095h
Boot Type 02h = MBM29DL16XBE 03h = MBM29DL16XTE	4Fh	00XXh
Program Suspend 00h = Not Supported 01h = Supported	50h	0001h

Parameter	Symbol	Conditions	Rat	ing	Unit	
Falameter	Symbol	Conditions	Min. Max.			
Storage Temperature	Tstg		-55	+125	°C	
Ambient Temperature with Power Applied	TA		-40	+85	°C	
Voltage with respect to Ground All pins except A ₉ , OE, RESET (Note 1)	Vin, Vout		-0.5	Vcc+0.5	V	
Power Supply Voltage (Note 1)	Vcc	_	-0.5	+4.0	V	
A ₉ , OE, and RESET (Note 2)	Vin		-0.5	+13.0	V	
WP/ACC (Note 3)	Vin	—	-0.5	+10.5	V	

■ ABSOLUTE MAXIMUM RATINGS(See WARNING)

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

- Notes: 1. Minimum DC voltage on input or I/O pins is –0.5 V. During voltage transitions, input or I/O may undershoot Vss to –2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc +0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc +2.0 V for periods of up to 20 ns.
 - Minimum DC input voltage on A₉, OE and RESET pins is −0.5 V. During voltage transitions, A₉, OE and RESET pins may undershoot V_{SS} to −2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V_{IN}−V_{CC}) does not exceed 9.0 V. Maximum DC input voltage on A₉, OE and RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
 - Minimum DC input voltage on WP/ACC pin is -0.5 V. During voltage transitions, WP/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +12.0 V for periods of up to 20 ns when Vcc is applied.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Va	lue	Unit
Falameter			Min.	Max.	Onit
Ambient Temperature	т.	MBM29DL16XTE/BE-70	-20	+70	°C
Ambient temperature	TA	MBM29DL16XTE/BE-90/12	-40	+85	°C
Power Supply Voltage	Vcc	MBM29DL16XTE/BE-70	+3.0	+3.6	V
Fower Supply Voltage	VCC	MBM29DL16XTE/BE-90/12	+2.7	+3.6	V


Operating ranges define those limits between which the functionality of the devices are guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ MAXIMUM OVERSHOOT/UNDERSHOOT







44

ELECTRICAL CHARACTERISTICS

1. DC Characteristics

Deveryoter	Cumb al	Conditions		Va	alue	Unit	
Parameter	Symbol	Conditions	-	Min.	Max.	Unit	
Input Leakage Current	lu	VIN = Vss to Vcc, Vcc = Vcc	-1.0	+1.0	μA		
Output Leakage Current	LO	Vour = Vss to Vcc, Vcc = V	cc Max.	-1.0	+1.0	μA	
A₃, OE, RESET Inputs Leakage Current	Ilit	Vcc <u>= Vcc Max.</u> A ₉ , OE, RESET = 12.5 V		_	35	μA	
		$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Byte		13	m A	
Var Active Current (Note 1)	l	f = 5 MHz	Word		15	mA	
Vcc Active Current (Note 1)	ICC1	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Byte		7	m۸	
		f = 1 MHz	Word		7	mA	
Vcc Active Current (Note 2)	ICC2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		_	35	mA	
Vcc Current (Standby)	Іссз	$\frac{V_{CC} = V_{CC} \text{ Max., } \overline{CE} = V_{CC}}{\overline{RESET} = V_{CC} \pm 0.3 \text{ V}}$	± 0.3 V,	_	5	μA	
Vcc Current (Standby, Reset)	Icc4	$V_{CC} = V_{CC} Max., \overline{WP}/ACC = V_{CC} \pm 0.3 V, \overline{RESET} = V_{SS} \pm 0.3 V$		_	5	μA	
Vcc Current (Automatic Sleep Mode) (Note 3)	lcc5	$\frac{V_{CC} = V_{CC} \text{ Max., } \overline{CE} = V_{SS} \pm 0.3 \text{ V,}}{\text{RESET} = V_{CC} \pm 0.3 \text{ V}}$ $V_{IN} = V_{CC} \pm 0.3 \text{ V or } V_{SS} \pm 0.3 \text{ V}$		_	5	μA	
Vcc Active Current (Note 5)	l	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	Byte	_	48	m۸	
(Read-While-Program)	ICC6	CE = VIL, OE = VIH	Word	_	50	mA	
Vcc Active Current (Note 5)	CC7	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	Byte	_	48	m۸	
(Read-While-Erase)	ICC7	CE = VIL, OE = VIH	Word	_	50	mA	
Vcc Active Current (Erase-Suspend-Program)	Ісся	$\overline{CE} = V_{1L}, \ \overline{OE} = V_{1H}$		_	35	mA	
ACC Accelerated Program Current	ACC	$\frac{V_{CC} = V_{CC} Max.}{WP/ACC = V_{ACC} Max.}$		_	20	mA	
Input Low Level	VIL	_		-0.5	0.6	V	
Input High Level	VIH	—		2.0	Vcc+0.3	V	
Voltage for WP/ACC Sector Protection/Unprotection and Program Acceleration	VACC	—		8.5	9.5	V	
Voltage for Autoselect and Sector Protection (A ₉ , OE, RESET) (Note 4)	Vid	_		11.5	12.5	V	

(Continued)

Notes: 1. The lcc current listed includes both the DC operating current and the frequency dependent component. 2. lcc active while Embedded Algorithm (program or erase) is in progress.

3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

4. Applicable for only Vcc applying.

5. Embedded Algorithm (program or erase) is in progress. (@5 MHz)

(Continued)

Parameter	Symbol	Conditions	Va	lue	Unit
Falameter	Symbol	bi Conditions		Max.	Unit
Output Low Voltage Level	Vol	lo∟ = 4.0 mA, Vcc = Vcc Min.	—	0.45	V
Output High Voltage Level	Vон1	Iон = -2.0 mA, Vcc = Vcc Min.	2.4	_	V
Output high voltage Level	Vон2	Іон = −100 μА	Vcc-0.4	_	V
Low Vcc Lock-Out Voltage	Vlko	—	2.3	2.5	V

Notes: 1. The Icc current listed includes both the DC operating current and the frequency dependent component.

- 2. Icc active while Embedded Algorithm (program or erase) is in progress.
- 3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
- 4. Applicable for only V_{CC} applying.
- 5. Embedded Algorithm (program or erase) is in progress. (@5 MHz)


2. AC Characteristics

• Read Only Operations Characteristics

	meter Ibols	Description	Test Se	Test Setup		90 (Note)	12 (Note)	Unit
JEDEC	Standard			-	(Note)	(NOLE)	(NOLE)	
tavav	trc	Read Cycle Time	_	Min.	70	90	120	ns
tavqv	tacc	Address to Output Delay	$\frac{\overline{CE}}{OE} = V_{IL}$	Max.	70	90	120	ns
t elqv	tce	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Max.	70	90	120	ns
t GLQV	toe	Output Enable to Output Delay	—	Max.	30	35	50	ns
t ehqz	tdf	Chip Enable to Output High-Z	—	Max.	25	30	30	ns
tgнqz	tdf	Output Enable to Output High-Z	—	Max.	25	30	30	ns
taxqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First		Min.	0	0	0	ns
—	t READY	RESET Pin Low to Read Mode	_	Max.	20	20	20	μs
_	telfl telfh	CE or BYTE Switching Low or High		Max.	5	5	5	ns

Note: Test Conditions: Output Load: 1 TTL gate and 30 pF (MBM29DL16XTE/BE-70) 1 TTL gate and 100 pF (MBM29DL16XTE/BE-90/12)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level Input: 1.5 V Output:1.5 V



• Write/Erase/Program Operations

Parameter Symbols			Decorintion		70	00	10	110:4
JEDEC	Standard		Description		70	90	12	Unit
tavav	twc	Write Cycle Tim	Write Cycle Time		70	90	120	ns
t avwl	tas	Address Setup	Time	Min.	0	0	0	ns
—	taso	Address Setup Toggle Bit Pollin	Time to OE Low During	Min.	12	15	15	ns
t wLAX	tан	Address Hold T	me	Min.	45	45	50	ns
_	tант	Address Hold T During Toggle B	ime from CE or OE High it Polling	Min.	0	0	0	ns
t dvwh	tos	Data Setup Tim	e	Min.	30	35	50	ns
twhdx	tон	Data Hold Time		Min.	0	0	0	ns
	4	Output Enable	Read	Min.	0	0	0	ns
	tоен	Hold Time	Toggle and Data Polling	Min.	10	10	10	ns
	t CEPH	CE High During	Toggle Bit Polling	Min.	20	20	20	ns
_	toeph	OE High During	Toggle Bit Polling	Min.	20	20	20	ns
t GHWL	t GHWL	Read Recover 1	ime Before Write	Min.	0	0	0	ns
t GHEL	t GHEL	Read Recover 1	ime Before Write	Min.	0	0	0	ns
	tcs	CE Setup Time		Min.	0	0	0	ns
twlel	tws	WE Setup Time		Min.	0	0	0	ns
twhen	tсн	CE Hold Time		Min.	0	0	0	ns
tенwн	twн	WE Hold Time		Min.	0	0	0	ns
t wlwh	twp	Write Pulse Wic	lth	Min.	35	35	50	ns
t eleh	t _{CP}	CE Pulse Width		Min.	35	35	50	ns
t whwL	twpн	Write Pulse Wic	lth High	Min.	25	30	30	ns
t ehel	tсрн	CE Pulse Width	High	Min.	25	30	30	ns
twhwh1	t wнwн1	Byte Programm	ing Operation	Тур.	8	8	8	μs
t whwh2	t whwh2	Sector Erase Operation (Note 1)		Тур.	1	1	1	S
	tvcs	Vcc Setup Time		Min.	50	50	50	μs
	tvidr	Rise Time to V₀ (Note 2)		Min.	500	500	500	ns
	t vaccr	Rise Time to VACC (Note 2)		Min.	500	500	500	ns
	tvlht	Voltage Transition	Voltage Transition Time (Note 2)		4	4	4	μs
	twpp	Write Pulse Wic	th (Note 2)	Min.	100	100	100	μs
	toesp	OE Setup Time	to WE Active (Note 2)	Min.	4	4	4	μs

(Continued)

(Continued)

Paramete	r Symbols	Description		70	90	40	l Init
JEDEC	Standard	Description		70	90	12	Unit
—	tcsp	\overline{CE} Setup Time to \overline{WE} Active (Note 2)	Min.	4	4	4	μs
—	trв	Recover Time From RY/BY	Min.	0	0	0	ns
—	t RP	RESET Pulse Width	Min.	500	500	500	ns
—	tкн	RESET High Level Period Before Read	Min.	200	200	200	ns
—	t FLQZ	BYTE Switching Low to Output High-Z	Max.	30	30	40	ns
—	t FHQV	BYTE Switching High to Output Active	Max.	70	90	120	ns
—	t BUSY	Program/Erase Valid to RY/BY Delay	Max.	90	90	90	ns
—	t eoe	Delay Time from Embedded Output Enable	Max.	70	90	120	ns
—	tтоw	Erase Time-out Time Min.		50	50	50	μs
—	tspd	Erase Suspend Transition Time	Max.	20	20	20	μs

Note: 1. This does not include the preprogramming time.

2. This timing is for Sector Group Protection operation.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments
Falameter	Min.	Тур.	Max.	Unit	Comments
Sector Erase Time		1	10	S	Excludes programming time prior to erasure
Word Programming Time	_	16	360	μs	Excludes system-level
Byte Programming Time		8	300	μs	overhead
Chip Programming Time		—	50	S	Excludes system-level overhead
Program/Erase Cycle	100,000	_		cycle	—


■ PIN CAPACITANCE


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0	6	7.5	pF
Соит	Output Capacitance	Vout = 0	8.5	12	pF
CIN2	Control Pin Capacitance	V _{IN} = 0	8	10	pF
Сімз	WP/ACC Pin Capacitance	V _{IN} = 0	17	18	pF


Note: Test conditions $T_A = 25^{\circ}C$, f = 1.0 MHzs


TIMING DIAGRAM


• Key to Switching Waveforms


























































■ FLOW CHART





















ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:




16Mega-bit (2M \times 8-Bit or 1M \times 16-Bit) CMOS Flash Memory 3.0 V-only Read, Program, and Erase


Valid Combinations					
MBM29DL161TE/BE					
MBM29DL162TE/BE	70 90	TN TR			
MBM29DL163TE/BE	12	PBT			
MBM29DL164TE/BE					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Fujitsu sales office to confirm availability of specific valid combinations and to check on newly released combinations. ■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588, Japan Tel: +81-44-754-3763 Fax: +81-44-754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0005 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.