TDC1006



Serial Shift Register

256-Bit

The TRW TDC1006 is a positive-edge-triggered serial shift register which operates at 25MHz. This device is cascadable in the number of words and the word size.

Complementary TTL outputs Ω and $\overline{\Omega}$ are provided. Two data inputs, D0 and D1, are controlled by a data select input, DS. This provides on-chip recirculate gating when the true output is hard-wired to one of the inputs.

Features


- 25MHz Guaranteed Clock Frequency
- Fully TTL Compatible
- True and Complementary Outputs

- Proven High-Reliability Radiation Hard Bipolar Process
- Single +5V Power Supply
- Available In A 16 Pin CERDIP
- Horizontal And Vertical Cascadability

Applications

- High-Speed Data Acquisition
- · First-In First-Out Data Buffers
- Coefficient Storage For FIR Filters
- Digital Delay Lines
- · Local Storage Registers


Functional Block Diagram








Functional Block Diagram



Pin Assignments



16 Pin CERDIP - B9 Package

Functional Description

General Information

The TDC1006 is a 256-bit positive-edge-triggered serial shift register. One of two data inputs (D0 and D1) is selected by

the Data Select control DS. Complementary outputs Q and $\overline{\mathbf{Q}}$ are available.

Power

The TDC1006 operates from a single +5 Volt power supply.

Name	Function	Value	J9 Package
V _{CC}	Positive Supply Voltage	+5.0V	Pin 16
GND	Ground	0.0V	Pin 8



Data Inputs

The TDC1006 is a single 256-bit shift register with two data inputs D0 and D1.

Name	Function	Value	J9 Package
D0	Data Input 0	Πι	Pin 5
D1	Data Input 1	ΠL	Pin 6

Data Select

The TDC1006 has one data select control (DS) to select between inputs D0 and D1. Input D1 is selected when DS is HIGH, D0 is selected when DS is LOW.

Name	Function	Value	J9 Package
DS	Data Select	πι	Pin 7

Data Outputs

Complementary outputs Ω and $\overline{\Omega}$ are provided for the TDC1006.

Name	Function	Value	J9 Package
0	Data Output	ΠL	Pin 11
Ō	Data Output Inverted	Πι	Pin 10

Clocks

The TDC1006 has one clock signal, CLK.

Name	Function	Value	J9 Package
CLK	Clock	ΠL	Pin 9

No Connects

There are several pins on the TDC1006 which are not connected internally. These pins may be left unconnected.

Name	Function	Value	J9 Package		
NC	No Connect	Open	Pins 1-4, 12-15		

www.DataSheet4U.com

K-11



Figure 1. Timing Diagram




Figure 2. Equivalent Input/Output Schematics





Figure 3. Test Load





Absolute maximum ratings (beyond which the device may be damaged) 1

Supply Voltag	e
Input Voltage	
Output	
	Applied voltage (measured to GND)
	Applied current, externally forced
	Short circuit duration (single output in high state to ground)
Temperature	
	Operating, ambient55 to +150°C
	junction +175°C
	Lead, soldering (10 sec.)+300°C
	Storage

Notes:

- Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions.
 Functional operation under any of these conditions is NOT implied.
- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing into the device.

Operating conditions

		Temperature Range						
			Standard			Extended		
Paramo	eter	Min	Nom	Max	Min	Nom	Max	Units
v _{cc}	Supply Voltage	4.75	5.0	5.25	4.5	5.0	5.5	٧
t _{PW}	Clock Pulse Width	15			15			ns
ts	Input Register Setup Time	7			7			ns
t _H	Input Register Hold Time	10			10			ns
VIL	Input Voltage, Logic LOW			0.8			0.8	٧
VIH	Input Voltage, Logic HIGH	2.0			2.0			٧
OL	Output Current, Logic LOW			4.0			4.0	mA
IOH	Output Current, Logic HIGH			-400			- 400	μΑ
T _A	Ambient Temperature, Still Air	0		70				°C
T _C	Case Temperature				-55		125	°C



Electrical characteristics within specified operating conditions

			Standard		Extended		1
Parar	neter	Test Conditions	Min	Max	Min	Max	Units
lcc	Supply Current	V _{CC} = Max		135		155	mA
V _{OL}	Output Voltage, Logic LOW	$V_{CC} = Min, I_{OL} = Max$		0.5		0.5	V
VOH	Output Voltage, Logic HIGH	V _{CC} = Min, I _{OH} = Max	2.4		2.4		V
IL	Input Current, Logic LOW 1	$V_{CC} = Max, V_{ L} = 0.4V$		0.5		- 0.8	mA/Load
lН	Input Current, Logic HIGH ¹	$V_{CC} = Max, V_{IH} = 2.4V$		20		50	μA/Load

Note: 1. CLK: Sixteen equivalent loads.

Switching characteristics within specified operating conditions

Parameter							
		Test Conditions	Standard		Extended		1
			Min	Max	Min	Max	Units
F _C	Clock Frequency	See Figure 1	25		24		MHz
t _D	Output Delay	See Figure 1		32		35	ns

Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking
TDC1006B9C	$STD - T_A = 0^{\circ}C$ to $70^{\circ}C$	Commercial	16 Pin CERDIP	1006B9C
TDC1006B9A	$EXT - T_C = -55^{\circ}C$ to $125^{\circ}C$	High Reliability	16 Pin CERDIP	1006B9A

All parameters contained in this specification are guaranteed by design, characterization, sample testing or 100% testing as appropriate. TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

Life Support Policy — TRW LSI Products Inc. components are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of TRW LSI Products Inc. components in life support applications assumes all risk of such use and indemnifies TRW LSI Products Inc. against all damages.