

### LTC1860L/LTC1861L

### µPower, 3V, 12-Bit, 150ksps 1- and 2-Channel ADCs in MSOP

### FEATURES

- 12-Bit 150ksps ADCs in MSOP Package
- Single 3V Supply
- Low Supply Current: 450µA (Typ)
- Auto Shutdown Reduces Supply Current to 10µA at 1ksps
- True Differential Inputs
- 1-Channel (LTC1860L) or 2-Channel (LTC1861L) Versions
- SPI/MICROWIRE<sup>™</sup> Compatible Serial I/O
- High Speed Upgrade to LTC1285/LTC1288
- Pin Compatible with 16-Bit LTC1864L/LTC1865L
- No Minimum Data Transfer Rate

### **APPLICATIONS**

- High Speed Data Acquisition
- Portable or Compact Instrumentation
- Low Power Battery-Operated Instrumentation
- Isolated and/or Remote Data Acquisition

#### DESCRIPTION

The LTC<sup>®</sup>1860L/LTC1861L are 12-bit A/D converters that are offered in MSOP and SO-8 packages and operate on a single 3V supply. At 150ksps, the supply current is only 450µA. The supply current drops at lower speeds because the LTC1860L/LTC1861L automatically power down between conversions. These 12-bit switched capacitor successive approximation ADCs include sample-and-holds. The LTC1860L has a differential analog input with an external reference pin. The LTC1861L offers a softwareselectable 2-channel MUX and an external reference pin on the MSOP version.


The 3-wire, serial I/O, MSOP or SO-8 package and extremely high sample rate-to-power ratio make these ADCs ideal choices for compact, low power, high speed systems.

These ADCs can be used in ratiometric applications or with external references. The high impedance analog inputs and the ability to operate with reduced spans down to 1V full scale allow direct connection to signal sources in many applications, eliminating the need for external gain stages.


T, LTC and LT are registered trademarks of Linear Technology Corporation. MICROWIRE is a trademark of National Semiconductor Corporation.

### TYPICAL APPLICATION

Single 3V Supply, 150ksps, 12-Bit Sampling ADC



#### **Supply Current vs Sampling Frequency**



1860L/61 www.DataSheet4U.com




18601Lf

### ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

Supply Voltage (V <sub>CC</sub> )
Ground Voltage Difference
AGND, DGND LTC1861L MSOP Package $\pm 0.3$ V
Analog Input (GND – 0.3V) to (V <sub>CC</sub> + 0.3V)
Digital Input (GND – 0.3V) to 7V
Digital Output (GND – 0.3V) to $(V_{CC} + 0.3V)$

Power Dissipation	400mW
Operating Temperature Range	
LTC1860LC/LTC1861LC	0°C to 70°C
LTC1860LI/LTC1861LI	40°C to 85°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 s	ec) 300°C

### PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

### **CONVERTER AND MULTIPLEXER CHARACTERISTICS**

The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are T<sub>A</sub> = 25°C. V<sub>CC</sub> = 2.7V, V<sub>REF</sub> = 2.5V, f<sub>SCK</sub> = f<sub>SCK(MAX)</sub> as defined in Recommended Operating Conditions, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Resolution			12			Bits
No Missing Codes Resolution			12			Bits
INL	(Note 3)				±1	LSB
Transition Noise				0.13		LSB <sub>RMS</sub>
Gain Error					±20	mV
Offset Error				±2	±5	mV
Input Differential Voltage Range	$V_{IN} = IN^+ - IN^-$		0		V <sub>REF</sub>	V
Absolute Input Range	IN+ Input IN <sup>-</sup> Input		-0.05 -0.05		V <sub>CC</sub> + 0.05 V <sub>CC</sub> /2	V V
V <sub>REF</sub> Input Range	LTC1860L S0-8 and MSOP, LTC1861L MSOP		1		V <sub>CC</sub>	V
Analog Input Leakage Current	(Note 4)	•			±1	μA
C <sub>IN</sub> Input Capacitance	In Sample Mode During Conversion			12 5		pF pF
						18601Lf



#### **DYNAMIC ACCURACY**

 $T_A = 25^{\circ}C$ .  $V_{CC} = 3V$ ,  $V_{REF} = 3V$ ,  $f_{SAMPLE} = 150$ kHz, unless otherwise specified.

~						
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
SNR	Signal-to-Noise Ratio			72		dB
S/(N + D)	Signal-to-Noise Plus Distortion Ratio	1kHz Input Signal		72		dB
THD	Total Hamonic Distortion Up to 5th Harmonic	1kHz Input Signal		86		dB
	Full Power Bandwidth			10		MHz
	Full Linear Bandwidth	$S/(N + D) \ge 68dB$		30		kHz

## **DIGITAL AND DC ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are T<sub>A</sub> = 25°C. V<sub>CC</sub> = 2.7V, V<sub>REF</sub> = 2.5V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IH</sub>	High Level Input Voltage	V <sub>CC</sub> = 3.3V	•	1.9			V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>CC</sub> = 2.7V	•			0.45	V
I <sub>IH</sub>	High Level Input Current	$V_{IN} = V_{CC}$	•			2.5	μA
IIL	Low Level Input Current	$V_{IN} = 0V$	•			-2.5	μA
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = 2.7V, I_0 = 10\mu A$ $V_{CC} = 2.7V, I_0 = 360\mu A$	•	2.3 2.1	2.6 2.45		V V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = 2.7V, I <sub>0</sub> = 400µA	•			0.3	V
I <sub>OZ</sub>	Hi-Z Output Leakage	$CONV = V_{CC}$	•			±3	μA
ISOURCE	Output Source Current	V <sub>OUT</sub> = 0V			-6.5		mA
I <sub>SINK</sub>	Output Sink Current	V <sub>OUT</sub> = V <sub>CC</sub>			6.5		mA
I <sub>REF</sub>	Reference Current (LTC1860L SO-8, MSOP and LTC1861L MSOP)	CONV = V <sub>CC</sub> f <sub>SMPL</sub> = f <sub>SMPL(MAX)</sub>	•		0.001 0.01	3 0.1	μA mA
I <sub>CC</sub>	Supply Current	CONV = V <sub>CC</sub> After Conversion f <sub>SMPL</sub> = f <sub>SMPL(MAX)</sub>	•		0.5 0.45	10 1.0	μA mA
P <sub>D</sub>	Power Dissipation	$f_{SMPL} = f_{SMPL(MAX)}$			1.22		mW

## **RECOMMENDED OPERATING CONDITIONS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are T<sub>A</sub> = 25°C.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>CC</sub>	Supply Voltage			2.7		3.6	V
f <sub>SCK</sub>	Clock Frequency		•	DC		8	MHz
t <sub>CYC</sub>	Total Cycle Time			12 • SCK	+ t <sub>CONV</sub>		μs
t <sub>SMPL</sub>	Analog Input Sampling Time (Note 5)	LTC1860L LTC1861L		12 10			SCK SCK
t <sub>suCONV</sub>	Setup Time CONV↓ Before First SCK↑, (See Figure 1)			60			ns
t <sub>hDI</sub>	Holdtime SDI After SCK↑	LTC1861L		30			ns
t <sub>suDI</sub>	Setup Time SDI Stable Before SCK↑	LTC1861L		30			ns
t <sub>WHCLK</sub>	SCK High Time	$f_{SCK} = f_{SCK(MAX)}$		45%			1/f <sub>SCK</sub>
t <sub>WLCLK</sub>	SCK Low Time	$f_{SCK} = f_{SCK(MAX)}$		45%			1/f <sub>SCK</sub>
t <sub>WHCONV</sub>	CONV High Time Between Data Transfer Cycles			t <sub>CONV</sub>			μs
t <sub>WLCONV</sub>	CONV Low Time During Data Transfer			12			SCK
t <sub>hCONV</sub>	Hold Time CONV Low After Last SCK $\uparrow$			26			ns



# **TIMING CHARACTERISTICS** The • denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^{\circ}C$ . $V_{CC} = 2.7V$ , $V_{REF} = 2.5V$ , $f_{SCK} = f_{SCK(MAX)}$ as defined in Recommended Operating Conditions, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
t <sub>CONV</sub>	Conversion Time (See Figure 1)		•		3.7	4.66	μs
f <sub>SMPL(MAX)</sub>	Maximum Sampling Frequency		•	150			kHz
t <sub>dDO</sub>	Delay Time, SCK $\downarrow$ to SDO Data Valid	C <sub>LOAD</sub> = 20pF	•		45	55 60	ns ns
t <sub>dis</sub>	Delay Time, CONV↑ to SDO Hi-Z		•		55	120	ns
t <sub>en</sub>	Delay Time, CONV $\downarrow$ to SDO Enabled	C <sub>LOAD</sub> = 20pF	•		35	120	ns
t <sub>hDO</sub>	Time Output Data Remains Valid After SCK↓	C <sub>LOAD</sub> = 20pF	•	5	15		ns
t <sub>r</sub>	SDO Rise Time	C <sub>LOAD</sub> = 20pF			25		ns
t <sub>f</sub>	SDO Fall Time	C <sub>LOAD</sub> = 20pF			12		ns

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: All voltage values are with respect to GND.


**Note 3:** Integral nonlinearity is defined as deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

**Note 4:** Channel leakage current is measured while the part is in sample mode.


**Note 5:** Assumes  $f_{SCK} = f_{SCK(MAX)}$ . In the case of the LTC1860L SCK does not have to be clocked during this time if the SDO data word is not desired. In the case of the LTC1861L a minimum of 2 clocks are required on the SCK input after CONV falls to configure the MUX during this time.

### TYPICAL PERFORMANCE CHARACTERISTICS






#### Sleep Current vs Temperature






### **TYPICAL PERFORMANCE CHARACTERISTICS**






1.5 2.0 2.5 3.0 3.5 4.0

1860L/61L G06




Change in Gain Error vs **Reference** Voltage



18601Lf

**T**LINEAR

### TYPICAL PERFORMANCE CHARACTERISTICS



#### PIN FUNCTIONS LTC1860L

 $V_{\text{REF}}$  (Pin 1): Reference Input. The reference input defines the span of the A/D converter and must be kept free of noise with respect to GND.

**IN+**, **IN-** (**Pins 2**, **3**): Analog Inputs. These inputs must be free of noise with respect to GND.

**GND (Pin 4):** Analog Ground. GND should be tied directly to an analog ground plane.

**CONV (Pin 5):** Convert Input. A logic high on this input starts the A/D conversion process. If the CONV input is left

high after the A/D conversion is finished, the part powers down. A logic low on this input enables the SDO pin, allowing the data to be shifted out.

**SDO (Pin 6):** Digital Data Output. The A/D conversion result is shifted out of this pin.

**SCK (Pin 7):** Shift Clock Input. This clock synchronizes the serial data transfer.

 $V_{CC}$  (Pin 8): Positive Supply. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.

18601Lf



#### **PIN FUNCTIONS**

#### LTC1861L (MSOP Package)

**CONV (Pin 1):** Convert Input. A logic high on this input starts the A/D conversion process. If the CONV input is left high after the A/D conversion is finished, the part powers down. A logic low on this input enables the SDO pin, allowing the data to be shifted out.

**CHO**, **CH1** (**Pins 2, 3**): Analog Inputs. These inputs must be free of noise with respect to AGND.

**AGND (Pin 4):** Analog Ground. AGND should be tied directly to an analog ground plane.

**DGND (Pin 5):** Digital Ground. DGND should be tied directly to an analog ground plane.

**SDI (Pin 6):** Digital Data Input. The A/D configuration word is shifted into this input.

**SDO (Pin 7):** Digital Data Output. The A/D conversion result is shifted out of this output.

**SCK (Pin 8):** Shift Clock Input. This clock synchronizes the serial data transfer.

 $V_{CC}$  (Pin 9): Positive Supply. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.

**V<sub>REF</sub> (Pin 10):** Reference Input. The reference input defines the span of the A/D converter and must be kept free of noise with respect to AGND.

#### LTC1861L (SO-8 Package)

**CONV (Pin 1):** Convert Input. A logic high on this input starts the A/D conversion process. If the CONV input is left high after the A/D conversion is finished, the part powers down. A logic low on this input enables the SDO pin, allowing the data to be shifted out.

**CHO, CH1 (Pins 2, 3):** Analog Inputs. These inputs must be free of noise with respect to GND.

**GND (Pin 4):** Analog Ground. GND should be tied directly to an analog ground plane.


**SDI (Pin 5):** Digital Data Input. The A/D configuration word is shifted into this input.

**SDO (Pin 6):** Digital Data Output. The A/D conversion result is shifted out of this output.

**SCK (Pin 7):** Shift Clock Input. This clock synchronizes the serial data transfer.

 $V_{CC}$  (Pin 8): Positive Supply. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.  $V_{REF}$  is tied internally to this pin.


#### FUNCTIONAL BLOCK DIAGRAM






### TEST CIRCUITS


Load Circuit for  $t_{dDO}$ ,  $t_r$ ,  $t_f$ ,  $t_{dis}$  and  $t_{en}$ 



#### Voltage Waveforms for t<sub>en</sub>



Voltage Waveforms for SDO Delay Times,  $t_{dDO}$  and  $t_{hDO}$ 




### **APPLICATIONS INFORMATION**


**LTC1860L OPERATION** 

#### **Operating Sequence**

The LTC1860L conversion cycle begins with the rising edge of CONV. After a period equal to t<sub>CONV</sub>, the conversion is finished. If CONV is left high after this time, the LTC1860L goes into sleep mode drawing only leakage current. On the falling edge of CONV, the LTC1860L goes into sample mode and SDO is enabled. SCK synchronizes the data transfer with each bit being transmitted from SDO on the falling SCK edge. The receiving system should capture the data from SDO on the rising edge of SCK. After completing the data transfer, if further SCK clocks are applied with CONV low, SDO will output zeros indefinitely. See Figure 1.







#### Analog Inputs

The LTC1860L has a unipolar differential analog input. The converter will measure the voltage between the "IN+" and "IN-" inputs. A zero code will occur when IN+ minus IN- equals zero. Full scale occurs when IN+ minus IN- equals V<sub>REF</sub> minus 1LSB. See Figure 2. Both the "IN+" and "IN-" inputs are sampled at the same time, so common mode noise on the inputs is rejected by the ADC. If "IN-" is grounded and V<sub>REF</sub> is tied to V<sub>CC</sub>, a rail-to-rail input span will result on "IN+" as shown in Figure 3.

#### **Reference Input**

The voltage on the reference input of the LTC1860L (and the LTC1861L MSOP package) defines the full-scale range of the A/D converter. These ADCs can operate with reference voltages from  $V_{CC}$  to 1V.





### **APPLICATIONS INFORMATION**




Figure 2. LTC1860L Transfer Curve

#### LTC1861L OPERATION

#### **Operating Sequence**

The LTC1861L conversion cycle begins with the rising edge of CONV. After a period equal to t<sub>CONV</sub>, the conversion is finished. If CONV is left high after this time, the LTC1861L goes into sleep mode. The LTC1861L's 2-bit data word is clocked into the SDI input on the rising edge of SCK after CONV goes low. Additional inputs on the SDI pin are then ignored until the next CONV cycle. The shift clock (SCK) synchronizes the data transfer with each bit being transmitted on the falling SCK edge and captured on the rising SCK edge in both transmitting and receiving systems. The data is transmitted and received simultaneously (full duplex). After completing the data transfer, if further SCK clocks are applied with CONV low, SDO will output zeros indefinitely. See Figure 4.

#### Analog Inputs

The two bits of the input word (SDI) assign the MUX configuration for the next requested conversion. For a



Figure 3. LTC1860L with Rail-to-Rail Input Span


given channel selection, the converter will measure the voltage between the two channels indicated by the "+" and "-" signs in the selected row of Table 1. In single-ended mode, all input channels are measured with respect to GND (or AGND). A zero code will occur when the "+" input minus the "-" input equals zero. Full scale occurs when the "+" input minus the "-" input equals V<sub>REF</sub> minus 1LSB. See Figure 5. Both the "+" and "-" inputs are sampled at the same time so common mode noise is rejected. The input span in the SO-8 package is fixed at V<sub>REF</sub> = V<sub>CC</sub>. If the "-" input in differential mode is grounded, a rail-to-rail input span will result on the "+" input.

#### **Reference Input**

The reference input of the LTC1861L SO-8 package is internally tied to  $V_{CC}$ . The span of the A/D converter is therefore equal to  $V_{CC}$ . The voltage on the reference input of the LTC1861L MSOP package defines the span of the A/D converter. The LTC1861L MSOP package can operate with reference voltages from 1V to  $V_{CC}$ .

18601Lf

### **APPLICATIONS INFORMATION**








Figure 5. LTC1861L Transfer Curve

#### **GENERAL ANALOG CONSIDERATIONS**

#### Grounding

The LTC1860L/LTC1861L should be used with an analog ground plane and single point grounding techniques. Do not use wire wrapping techniques to breadboard and evaluate the device. To achieve the optimum performance, use a printed circuit board. The ground pins (AGND and DGND for the LTC1861L MSOP package and GND for the LTC1860L and LTC1861L SO-8 package) should be tied directly to the analog ground plane with minimum lead length.

#### **Bypassing**

For good performance, the  $V_{CC}$  and  $V_{REF}$  pins must be free of noise and ripple. Any changes in the  $V_{CC}/V_{REF}$  voltage with respect to ground during the conversion cycle can

induce errors or noise in the output code. Bypass the  $V_{CC}$  and  $V_{REF}$  pins directly to the analog ground plane with a minimum of  $1\mu F$  tantalum. Keep the bypass capacitor leads as short as possible.

Table 1. Multiplexer Channel Selection

0

1

0

1

CHANNEL #

1

+

+

GND

186465 TBL

0

+

+

\_

MUX ADDRESS

SGL/DIFF ODD/SIGN

1

1

0

0

#### Analog Inputs

SINGLE-ENDED

DIFFERENTIAL

MUX MODE


MUX MODE

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1860L/LTC1861L have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem if source resistances are less than  $200\Omega$  or high speed op amps are used (e.g., the LT®1211, LT1469, LT1807, LT1810, LT1630, LT1226 or LT1215). But if large source resistances are used, or if slow settling op amps drive the inputs, take care to ensure the transients caused by the current spikes settle completely before the conversion begins.






#### PACKAGE DESCRIPTION




**MS8** Package 8-Lead Plastic MSOP



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

### TYPICAL APPLICATION



**Tiny 2-Chip Data-Acquistion System** 

LTC6910-1 (IN TSOT-23 PACKAGE) COMPACTLY ADDS 40dB OF INPUT GAIN RANGE TO THE LTC1860L (IN MSOP 8-PIN PACKAGE). SINGLE 3V SUPPLY 1060L/51L TA03

#### **RELATED PARTS**

PART NUMBER	SAMPLE RATE	POWER DISSIPATION	DESCRIPTION
12-Bit Serial I/O ADCs	8		·
LTC1286/LTC1298	12.5ksps/11.1ksps	1.3mW/1.7mW	1-Channel with Ref. Input (LTC1286), 2-Channel (LTC1298), 5V
LTC1400	400ksps	75mW	1-Channel, Bipolar or Unipolar Operation, Internal Reference, 5V
LTC1401	200ksps	15mW	SO-8 with Internal Reference, 3V
LTC1402	2.2Msps	90mW	Serial I/O, Bipolar or Unipolar, Internal Reference
LTC1404	600ksps	25mW	SO-8 with Internal Reference, Bipolar or Unipolar, 5V
LTC1860/LTC1861	250ksps	4.25mW	SO-8, MS8, 1-Channel, 5V/SO-8, MS, 2-Channel, 5V
14-Bit Serial I/O ADCs	8		
LTC1417	400ksps	20mW	16-Pin SSOP, Unipolar or Bipolar, Reference, 5V
LTC1418	200ksps	15mW	Serial/Parallel I/O, Internal Reference, 5V
16-Bit Serial I/O ADCs	5		
LTC1609	200ksps	65mW	Configurable Bipolar or Unipolar Input Ranges, 5V
LTC1864/LTC1865	250ksps	4.25mW	SO-8, MS8, 1-Channel, 5V/SO-8, MS, 2-Channel, 5V
LTC1864L/LTC1865L	150ksps	1.22mW	SO-8, MS8, 1-Channel, 3V/SO-8, MS, 2-Channel, 3V
References			
LT1460	Micropower Precision Ser	ries Reference	Bandgap, 130µA Supply Current, 10ppm/°C, Available in SOT-23
LT1790	Micropower Low Dropout	Reference	60µA Supply Current, 10ppm/°C, SOT-23