

INITIAL RELEASE Final Electrical Specifications LTC1402

## Serial 12-Bit, 2.2Msps Sampling ADC with Shutdown

## FEATURES

- Sample Rate: 2.2Msps
- 72dB S/(N + D) and -89dB THD at Nyquist
- No Missing Codes over Temperature
- Available in 16-Pin Narrow SSOP Package
- Single Supply 5V or ±5V Operation
- Power Dissipation: 90mW (Typ)
- Nap Mode with Instant Wake-Up: 15mW
- Sleep Mode: 10µW
- True Differential Inputs Reject Common Mode Noise
- 80MHz Full Power Bandwidth Sampling
- Input Range (1mV/LSB): 0V to 4.096V or ±2.048V
- Internal Reference Can Be Overdriven Externally
- 3-Wire Interface to DSPs and Processors (SPI and MICROWIRE<sup>TM</sup> Compatible)

## **APPLICATIONS**

- Telecommunications
- High Speed Data and Signal Acquisition
- Digitally Multiplexed Data Acquisition Systems
- Digital Radio Receivers
- Spectrum Analysis
- Low Power and Battery-Operated Systems
- Handheld or Portable Instruments
- Imaging Systems

T, LTC and LT are registered trademarks of Linear Technology Corporation. MICROWIRE is a trademark of National Semiconductor Corp.

# DESCRIPTION

The LTC<sup>®</sup>1402 is a 12-bit, 2.2Msps sampling A/D converter. This high performance device includes a high dynamic range sample-and-hold and a precision reference. It operates from a single 5V supply or dual  $\pm$ 5V supplies and draws only 90mW from 5V.


The versatile differential input offers a unipolar range of 4.096V and a bipolar range of  $\pm 2.048V$  for dual supply systems where high performance op amps perform best, eliminating the need for special translation circuitry.

The high common mode rejection allows users to eliminate ground loops and common mode noise by measuring signals differentially from the source.

Outstanding AC performance includes 72dB S/(N + D) and -93dB SFDR at the Nyquist input frequency of 1.1MHz with dual  $\pm$ 5V supplies and -84dB SFDR with a single 5V supply.

The LTC1402 has two power saving modes: Nap and Sleep. Nap mode consumes only 15mW of power and Sleep can wake up and convert immediately. In Sleep mode, it typically consumes  $10\mu$ W of power. Upon power-up from Sleep mode, a reference ready (REFRDY) signal is available in the serial data word to indicate that the reference has settled and the chip is ready to convert.

The 3-wire serial port allows compact and efficient data transfer to a wide range of microprocessors, microcontrollers and DSPs. A digital output driver power supply pin allows direct connection to 3V or lower logic.




Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

### 1

## **ABSOLUTE MAXIMUM RATINGS**

$AV_{DD} = DV_{DD} = OV_{DD} = V_{DD} (Notes 1, 2)$
Supply Voltage (V <sub>DD</sub> ) 6V
Negative Supply Voltage ( $V_{SS}$ )
Total Supply Voltage (V <sub>DD</sub> to V <sub>SS</sub> ) 12V
Analog Input Voltage
(Note 3) $(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
Digital Input Voltage
(Note 4) $(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
Digital Output Voltage $(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
Power Dissipation
Operation Temperature Range
LTC1402C
LTC1402I – 40°C to 85°C
Storage Temperature Range –65°C to 150°C
Lead Temperature (Soldering, 10 sec)



Consult factory for Military grade parts.

## **CONVERTER CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. With internal reference (Note 5).

PARAMETER	CONDITIONS	CONDITIONS			MAX	UNITS
Resolution (No Missing Codes)		•	12			Bits
Integral Linearity Error	(Note 6)	•		±0.35	±1	LSB
Differential Linearity	(Note 6)	•		±0.25	±1	LSB
Offset Error	(Note 6)	•		±2	±10	LSB
Full-Scale Error	(Note 6)	•		±10	±15	LSB
Full-Scale Tempco	Internal Reference (Note 6) External Reference			±15 ±1		ppm/°C ppm/°C

## **ANALOG INPUT** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN TYP MAX	UNITS
V <sub>IN</sub>	Analog Differential Input Range (Notes 3, 11)	$\begin{array}{l} \mbox{Bipolar Mode with BIP/\overline{UNI} High} \\ \mbox{4.75V} \leq V_{DD} \leq 5.25V \\ \mbox{-}5.25V \leq V_{SS} \leq -4.75V \end{array}$	•	±2.048	V V V
		$\label{eq:linear} \begin{array}{l} \mbox{Unipolar Mode with BIP/\overline{UNI} Low} \\ 4.75V \leq V_{DD} \leq 5.25V \\ -5.25V \leq V_{SS} \leq 0V \end{array}$	•	0 to 4.096	V V V
V <sub>CM</sub>	Analog Common Mode + Differential Input Range (Note 12)	Dual ±5V Supply Single 5V Supply		-2.5 to 5 0 to 5	V V
I <sub>IN</sub>	Analog Input Leakage Current		•	1	μA
CIN	Analog Input Capacitance			10	pF
t <sub>ACQ</sub>	Sample-and-Hold Acquisition Time			60	ns
t <sub>AP</sub>	Sample-and-Hold Aperture Delay Time			2.6	ns
t <sub>JITTER</sub>	Sample-and-Hold Aperture Delay Time Jitter			1	ps
CMRR	Analog Input Common Mode Rejection Ratio	$ \begin{array}{l} f_{IN} = 1 MHz,  V_{IN} = 2 V \ to - 2 V \\ f_{IN} = 100 MHz,  V_{IN} = 2 V \ to - 2 V \end{array} $		-62 -24	dB dB



SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
S/(N + D)	Signal-to-Noise Plus Distortion Ratio	100kHz Input Signal 1.1MHz Input Signal	•	69	72.5 72.0		dB dB
THD	Total Harmonic Distortion	100kHz First 5 Harmonics, Bipolar Mode 1.1MHz First 5 Harmonics, Bipolar Mode 100kHz First 5 Harmonics, Unipolar Mode 1.1MHz First 5 Harmonics, Unipolar Mode	•		-89 -89 -87 -82	-74.5	dB dB dB dB
SFDR	Spurious Free Dynamic Range	1.1MHz Input Signal in Bipolar Mode 1.1MHz Input Signal in Unipolar Mode			-93 -84		dB dB
IMD	Intermodulation Distortion	$\pm 1V$ 1.25MHz into $A_{IN}{}^{+}$ , 1.2MHz into $A_{IN}{}^{-}$ Bipolar Mode 1.5V to 3.5V 1.25MHz into $A_{IN}{}^{+}$ , 1.2MHz into $A_{IN}{}^{-}$ Unipolar Mode			-84 -84		dB dB
	Code-to-Code Transition Noise	V <sub>REF</sub> = 4.096V, 1LSB = 1mV			0.18		LSB <sub>RMS</sub>
	Full Power Bandwidth	V <sub>IN</sub> = 4V <sub>P-P</sub> , D <sub>OUT</sub> = 2828 <sub>P-P</sub> (Note 18)			82		MHz
	Full Linear Bandwidth	S/(N + D) ≥ 68dB Bipolar Mode Unipolar Mode			5.0 3.5		MHz MHz

**DYNAMIC ACCURACY** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. Bipolar mode with  $\pm$  5V supplies and unipolar mode with 5V supply. (Note 5)

## **INTERNAL REFERENCE CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 5)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V <sub>REF</sub> Output Voltage	I <sub>OUT</sub> = 0		4.096		V
V <sub>REF</sub> Output Tempco			15		ppm/°C
V <sub>REF</sub> Line Regulation	$AV_{DD} = 4.75V$ to 5.25V, $V_{REF} = 4.096V$		1		LSB/V
V <sub>REF</sub> Output Resistance	Load Current = 0.5mA		2		Ω
V <sub>REF</sub> Settling Time			2		ms

## **DIGITAL INPUTS AND DIGITAL OUTPUTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IH</sub>	High Level Input Voltage	V <sub>DD</sub> = 5.25V	•	2.4			V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>DD</sub> = 4.75V	•			0.8	V
I <sub>IN</sub>	Digital Input Current	$V_{IN} = 0V \text{ to } V_{DD}$	•			±10	μA
CIN	Digital Input Capacitance				5		pF
V <sub>OH</sub>	High Level Output Voltage	$\begin{array}{c} 0V_{DD} = 4.75V, \ I_{OUT} = -10\mu A \\ 0V_{DD} = 4.75V, \ I_{OUT} = -200\mu A \\ 0V_{DD} = 3V, \ I_{OUT} = -200\mu A \end{array}$	•	4 2.5	4.7 2.9		V V V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>DD</sub> = 4.75V, I <sub>OUT</sub> = 160µA V <sub>DD</sub> = 4.75V, I <sub>OUT</sub> = 1.6mA	•		0.05 0.10	0.4	V V
I <sub>OZ</sub>	Hi-Z Output Leakage D <sub>OUT</sub>	$V_{OUT} = 0V$ to $V_{DD}$	•			±10	μA
C <sub>OZ</sub>	Hi-Z Output Capacitance D <sub>OUT</sub>				15		pF
ISOURCE	Output Short-Circuit Source Current	$V_{OUT} = 0V, \ 0V_{DD} = 5V$ $V_{OUT} = 0V, \ 0V_{DD} = 3V$			-40 -15		mA mA
I <sub>SINK</sub>	Output Short-Circuit Sink Current	$V_{OUT} = OV_{DD} = 5V$			40		mA



### POWER REQUIREMENTS The • denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at  $T_A = 25^{\circ}C$ . (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>DD</sub>	Positive Supply Voltage			4.75	5.00	5.25	V
V <sub>SS</sub>	Negative Supply Voltage			-5.25	-5.00	0	V
I <sub>DD</sub>	Positive Supply Current	Active Mode Nap Mode Sleep Mode	•		18 3 2	30 5 10	mA mA μA
I <sub>SS</sub>	Negative Supply Current	Active, Sleep or Nap Modes with SCK Off	•			2	μA
PD	Power Dissipation	Active Mode with SCK in Fixed State (Hi or Lo)			90	150	mW

## **TIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
fsample(max)	Maximum Sampling Frequency (Conversion Rate)		•	2.2			MHz
t <sub>THROUGHPUT</sub>	Minimum Sampling Period (Conversion + Acquisiton Period)		•			455	ns
t <sub>SCK</sub>	Minimum Clock Period		•	28		10000	ns
t <sub>CONV</sub>	Conversion Time Greater Than 13 Clocks + 6ns	(Note 9)	•	375			ns
t <sub>ACQ</sub>	Acquisition Time Greater Than 2 Clocks – 6ns	(Notes 9, 16)	•	51			ns
t <sub>1</sub>	Minimum Positive or Negative SCK Pulse Width	(Note 9)	•		3.8	6	ns
t <sub>2</sub>	CONV to SCK Setup Time	(Notes 9, 13)	•		7.3	12	ns
t <sub>3</sub>	SCK After CONV	(Note 9)	•	0			ns
t <sub>4</sub>	Minimum Positive or Negative CONV Pulse Width	(Note 9)	•		3.5	5	ns
t <sub>5</sub>	SCK to Sample Mode	(Notes 9, 14)	•		9	14	ns
t <sub>6</sub>	CONV to Hold Mode	(Note 9)	•		3.4	5	ns
t <sub>7</sub>	Minimum Delay Between Conversions	(Note 9)	•	48			ns
t <sub>8</sub>	Minimum Delay from SCK to Valid Bits 0 Through 11	(Notes 9, 15)	•		9	12	ns
t <sub>8a</sub>	Minimum Delay from SCK to Valid REFREADY	(Notes 9, 15)	•		15	20	ns
tg	SCK to Hi-Z at D <sub>OUT</sub>	(Notes 9, 15)	•		11.4	16	ns
t <sub>10</sub>	Previous D <sub>OUT</sub> Bit Remains Valid After SCK	(Notes 9, 15)	•	4	7		ns
t <sub>11</sub>	REFREADY Bit Delay After Sleep-to-Wake Transition	(Notes 9, 17)	•		10		ms
t <sub>12</sub>	V <sub>REF</sub> Settling Time After Sleep-to-Wake Transition	(Notes 9, 17)	•		2		ms

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** All voltage values are with respect to ground with DGND, AGND1 and AGND2 wired together.

**Note 3:** When these pins are taken below  $V_{SS}$  or above  $V_{DD}$ , they will be clamped by internal diodes. This product can handle input currents greater than 100mA below  $V_{SS}$  or greater than  $V_{DD}$  without latchup.

**Note 4:** When these pins are taken below V<sub>SS</sub>, they will be clamped by internal diodes. This product can handle input currents greater than 100mA below V<sub>SS</sub> or greater than V<sub>DD</sub>. These pins are not clamped to V<sub>DD</sub>. **Note 5:** V<sub>DD</sub> = 5V, f<sub>SAMPLE</sub> = 2.2MHz, V<sub>SS</sub> = 0V for unipolar mode specifications and V<sub>SS</sub> = -5V for bipolar specifications.

**Note 6:** Linearity, offset and full-scale specifications apply for a single-ended  $A_{IN}^+$  input with  $A_{IN}^-$  grounded and using the internal reference in bipolar mode with  $\pm 5V$  supplies.

**Note 7:** Integral linearity is defined as the deviation of a code from the straight line passing through the actual endpoints of a transfer curve. The deviation is measured from the center of quantization band.

**Note 8:** Bipolar offset is the offset measured from -0.5LSB when the input flickers between 1000 0000 0000 and 0111 1111 1111.

**Note 9:** Guaranteed by design, not subject to test.

Note 10: Recommended operating conditions.

**Note 11:** The analog input range is defined as the voltage difference between  $A_{IN}^+$  and  $A_{IN}^-$ . The bipolar  $\pm 2.048V$  input range could be used with a single 5V supply if the absolute voltages of the inputs remain within the single 5V supply voltage.



## **ELECTRICAL CHARACTERISTICS**

**Note 12:** The absolute voltage at  $A_{IN}^+$  and  $A_{IN}^-$  must be within this range. Note 13: If less than 7.3ns is allowed, the output data will appear one clock cycle later. It is best for CONV to rise half a clock before SCK, when running the clock at rated speed.

Note 14: Not the same as aperture delay. Aperture delay is smaller (2.6ns) because the 0.8ns delay through the sample-and-hold is subtracted from the CONV to Hold mode delay.


**Note 15:** The rising edge of SCK is guaranteed to catch the data coming out into a storage latch.

Note 16: The Sample mode is started by the 14th rising clock and it is ended by the rising edge of convert. Because the start of Sample mode is slower than the end of Sample mode, the sample time is 6ns less than the delay between the 14th SCK and CONV.


Note 17: The internal reference settles in 2ms after it wakes up from Sleep mode with one or more cycles at SCK and a 10µF capacitive load. The Sleep mode resets the REFREADY bit in the DOUT sequence. The REFREADY bit goes high again 10ms after the V<sub>REF</sub> has stopped slewing in wake up. This ensures valid REFREADY bit operation even with higher load capacitances at V<sub>REF</sub>.

Note 18: The full power bandwidth is the frequency where the output code swing drops to 2828LSBs with a 4VP-P input sine wave.

## **TYPICAL PERFORMANCE CHARACTERISTICS** (Bipolar Mode Plots Run with Dual $\pm 5V$ Supplies. Unipolar Mode Plots Run with a Single 5V Supply. $V_{DD} = 5V$ , $V_{SS} = -5V$ for Bipolar, $V_{DD} = 5V$ , $V_{SS} = 0V$ for Unipolar), $T_A = 25^{\circ}C$ .




**TYPICAL PERFORMANCE CHARACTERISTICS** (Bipolar Mode Plots Run with Dual  $\pm 5V$  Supplies. Unipolar Mode Plots Run with a Single 5V Supply.  $V_{DD} = 5V$ ,  $V_{SS} = -5V$  for Bipolar,  $V_{DD} = 5V$ ,  $V_{SS} = 0V$  for Unipolar),  $T_A = 25^{\circ}C$ .



Downloaded from Elcodis.com electronic components distributor

#### **TYPICAL PERFORMANCE CHARACTERISTICS** (Bipolar Mode Plots Run with Dual $\pm 5V$ Suppl Unipolar Mode Plots Run with a Single 5V Supply. $V_{DD} = 5V$ , $V_{SS} = -5V$ for Bipolar, $V_{DD} = 5V$ , $V_{SS} = 0V$ for Unipolar), $T_A = 25^{\circ}C$ . (Bipolar Mode Plots Run with Dual $\pm 5V$ Supplies.



## **PIN FUNCTIONS**

AV<sub>DD</sub> (Pin 1): 5V Analog Power Supply. Bypass to AGND1 and solid analog ground plane with  $10\mu$ F ceramic (or  $10\mu$ F tantalum in parallel with 0.1µF ceramic).

AGND1 (Pin 2): Analog Ground. Tie to solid analog ground plane. The analog ground plane should be solid and have no cuts near the LTC1402.

A<sub>IN</sub><sup>+</sup> (Pin 3): Positive Analog Signal Input. 0V to 4.096V in unipolar mode and  $\pm 2.048$ V in bipolar mode when A<sub>IN</sub><sup>-</sup> is grounded. Both of these ranges operate fully differentially with respect to  $A_{IN}^{-}$ . (Note 3)

A<sub>IN</sub><sup>-</sup> (Pin 4): Negative Analog Signal Input. Can be grounded or driven differentially with  $A_{IN}^+$ . Identical to  $A_{IN}^+$ , except that it inverts the input signal. (Note 3)

**V<sub>BFF</sub> (Pin 5):** 4.096V Reference Voltage Output. Bypass to AGND1 and solid analog ground plane with 10µF ceramic (or 10µF tantalum in parallel with 0.1µF ceramic).

AGND2 (Pin 6): Analog Ground Return for the Reference and Internal CDAC, AGND2 could be overdriven externally above ground. Tie to solid analog ground plane.



## PIN FUNCTIONS

**GAIN (Pin 7):** Tie to AGND2 to set the reference voltage to 4.096V or tie to  $V_{REF}$  to set the reference voltage to 2.048V. (Note 4)

**BIP/UNI** (Pin 8): Tie to logic low to set the input range to unipolar mode or tie to logic high to set the input range to bipolar mode. (Note 4)

**OGND (Pin 9):** Output Ground for the Output Driver. This pin can be tied to the digital ground of the system. All other ground pins should be tied to the analog ground plane.

**D**<sub>OUT</sub> (**Pin 10**): Three-State Data Output. (Note 3) Each output data word represents the analog input at the start of the previous conversion.

 $OV_{DD}$  (Pin 11): Output Data Driver Power. Tie to  $V_{DD}$  when driving 5V logic. Tie to 3V when driving 3V logic.


 $DV_{DD}$  (Pin 12): Digital Power for Internal Logic. Bypass to DGND with 10µF ceramic (or 10µF tantalum in parallel with 0.1µF ceramic).

**DGND (Pin 13):** Digital Ground for Internal Logic. Tie to solid analog ground plane.

 $V_{SS}$  (Pin 14): Negative Supply Voltage. Bypass to solid analog ground plane with  $10\mu$ F ceramic (or  $10\mu$ F tantalum in parallel with  $0.1\mu$ F ceramic) or tie directly to the solid analog ground plane for single supply use. Must be set more negative than either  $A_{IN}^+$  or  $A_{IN}^-$ . Set to 0V or -5V.

**SCK (Pin 15):** External Clock. Advances the conversion process and sequences the output data at  $D_{OUT}$  on the rising edge. Responds to 5V or 3V CMOS and to TTL levels. (Note 4). One or more pulses wake from Nap or Sleep.


**CONV (Pin 16):** Holds the input analog signal and starts the conversion on the rising edge. Responds to 5V or 3V CMOS and to TTL levels. (Note 4). Two pulses with SCK in fixed high or fixed low state start Nap Mode. Four pulses with SCK in fixed high or fixed low state start Sleep mode.




## **BLOCK DIAGRAM**



### TIMING DIAGRAMS




Nap Mode and Sleep Mode Waveforms



NOTE: NAP AND SLEEP ARE INTERNAL SIGNALS. REFRDY APPEARS AS A BIT IN THE D<sub>OUT</sub> WORD.

1402 TD02



#### **DRIVING THE ANALOG INPUT**

The differential analog inputs of the LTC1402 are easy to drive. The inputs may be driven differentially or as a singleended input (i.e., the  $A_{IN}^{-}$  input is grounded). The  $A_{IN}^{+}$  and A<sub>IN</sub><sup>-</sup> inputs are sampled at the same instant. Any unwanted signal that is common to both inputs will be reduced by the common mode rejection of the sample-and-hold circuit. The inputs draw only one small current spike while charging the sample-and-hold capacitors at the end of conversion. During conversion, the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low, then the LTC1402 inputs can be driven directly. As source impedance increases, so will acquisition time (see Figure 1). For minimum acquisition time with high source impedance, a buffer amplifier must be used. The only requirement is that the amplifier driving the analog input(s) must settle after the small current spike before the next conversion starts (settling time must be 50ns for full throughput rate).




Figure 1. Acquisition Time vs Source Resistance in Bipolar and Unipolar Modes

#### **CHOOSING AN INPUT AMPLIFIER**

Choosing an input amplifier is easy if a few requirements are taken into consideration. First, to limit the magnitude of the voltage spike seen by the amplifier from charging the sampling capacitor, choose an amplifier that has a low output impedance (<100 $\Omega$ ) at the closed-loop bandwidth frequency. For example, if an amplifier is used in a gain of 1 and has a unity-gain bandwidth of 50MHz, then the output impedance at 50MHz must be less than 100 $\Omega$ . The second requirement is that the closed-loop bandwidth must be greater than 40MHz to ensure adequate smallsignal settling for full throughput rate. If slower op amps are used, more time for settling can be provided by increasing the time between conversions. The best choice for an op amp to drive the LTC1402 will depend on the application. Generally, applications fall into two categories: AC applications where dynamic specifications are most critical, and time domain applications where DC accuracy and settling time are most critical. The following list is a summary of the op amps that are suitable for driving the LTC1402. More detailed information is available in the Linear Technology Databooks and on the LinearView<sup>™</sup> CD-ROM.

**LT**<sup>®</sup>**1206**: 60MHz Current Feedback Amplifier with Shutdown Pin (Amplifier Draws 200µA While in Shutdown).  $\pm 5V$  to  $\pm 15V$  supplies. Distortion is -80dB to 1MHz ( $2V_{P-P}$  into  $30\Omega$ ). Good for AC applications. Dual available with shutdown as LT1207. Output swings to within  $2V_{BE}$  of the supply rails.

**LT1223:** 100MHz Video Current Feedback Amplifier. 6mA supply current.  $\pm$ 5V to  $\pm$ 15V supplies. Low distortion at frequencies above 400kHz. Low noise. Good for AC applications.

**LT1227:** 140MHz Video Current Feedback Amplifier. 10mA supply current; has shutdown pin (draws  $120\mu$ A while in shutdown).  $\pm 5V$  to  $\pm 15V$  supplies. Lowest distortion (-92dB) at frequencies above 400kHz. Low noise. Best for AC applications.

**LT1229/LT1230:** Dual and Quad 100MHz Current Feedback Amplifiers.  $\pm 2V$  to  $\pm 15V$  supplies. Low noise. Good AC specifications, 6mA supply current each amplifier.

**LT1360:** 50MHz Voltage Feedback Amplifier. 3.8mA supply current.  $\pm$ 5V to  $\pm$ 15V supplies. Good AC and DC specifications. 70ns settling to 0.5LSB.

**LT1363:** 70MHz, 1000V/ $\mu$ s Op Amps. 6.3mA supply current. Good AC and DC specifications. 60ns settling to 0.5LSB.

**LT1364/LT1365:** Dual and Quad 70MHz, 1000V/µs Op Amps. 6.3mA supply current per amplifier. 60ns settling to 0.5LSB.

LinearView is a trademark of Linear Technology Corporation.



**LT1630:** Dual 30MHz Rail-to-Rail Voltage FB Amplifier. 2.7V to  $\pm$ 15V supplies. Very high A<sub>VOL</sub>, 500µV offset and 520ns settling to 0.5LSB for a 4V swing. THD and noise are –93dB to 40kHz and below 1LSB to 320kHz (A<sub>V</sub> = 1, 2V<sub>P-P</sub> into 1k $\Omega$ , V<sub>S</sub> = 5V), making the part excellent for AC applications (to 1/3 Nyquist) where rail-to-rail performance is desired. Quad version is available as LT1631.

**LT1632:** Dual 45MHz Rail-to-Rail Voltage FB Amplifier. 2.7V to  $\pm$ 15V supplies. Very high A<sub>VOL</sub>, 1.5mV offset and 400ns settling to 0.5LSB for a 4V swing. It is suitable for applications with a single 5V supply. THD and noise are -93dB to 40kHz and below 1LSB to 800kHz (A<sub>V</sub> = 1, 2V<sub>P-P</sub> into 1k $\Omega$ , V<sub>S</sub> = 5V), making the part excellent for AC applications where rail-to-rail performance is desired. Quad version is available as LT1633.

**LT1813:** Dual 100MHz 750V/ $\mu$ s 3mA Voltage Feedback Amplifier. 5V to  $\pm$ 5V supplies. Distortion is -86dB to 100kHz and -77dB to 1MHz with  $\pm$ 5V supplies (2V<sub>P-P</sub> into 500 $\Omega$ ). Excellent part for fast AC applications with  $\pm$ 5V supplies.

#### INPUT FILTERING AND SOURCE IMPEDANCE

The noise and the distortion of the input amplifier and other circuitry must be considered since they will add to the LTC1402 noise and distortion. The small-signal bandwidth of the sample-and-hold circuit is 80MHz. Any noise or distortion products that are present at the analog inputs will be summed over this entire bandwidth. Noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC filter is sufficient for many applications. For example, Figure 2 shows a 68pF capacitor from  $A_{IN}^+$  to ground and a 51 $\Omega$  source resistor to limit the input bandwidth to 47MHz. The 68pF capacitor also acts as a charge reservoir for the input sample-and-hold and isolates the ADC input from sampling glitch-sensitive circuitry.

High quality capacitors and resistors should be used since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity.

Carbon surface mount resistors can generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much




Figure 2. RC Input Filter

less susceptible to both problems. When high amplitude unwanted signals are close in frequency to the desired signal frequency, a multiple pole filter is required. Figure 3 shows a simple implementation using an LTC1560-1 fifth order elliptic continuous-time 1MHz filter.




Figure 3. 1MHz Fifth Order Elliptic Lowpass Filter

#### **BIPOLAR AND UNIPOLAR INPUT RANGES**

The  $\pm 2V$  bipolar input range of the LTC1402 is optimized for low noise and low distortion. Most op amps also perform best over this same range, allowing direct coupling to the analog inputs and eliminating the need for special translation circuitry. The inputs of the LTC1402 may also be driven fully differential in bipolar mode with a single supply. Each input should not swing more than  $2V_{P-P}$  individually to get the best performance from single supply amplifiers.

The OV to 4V range is ideal for single ended input use with single supply applications.



#### **INTERNAL REFERENCE**

The LTC1402 has an on-chip, temperature compensated, curvature corrected, bandgap reference that is factory trimmed to 2.048V. It is connected internally to a reference amplifier, see Figure 4. The reference amplifier amplifies the voltage at the V<sub>REF</sub> pin by 2 to create the required internal reference voltage of 4.096V. This provides buffering for the high speed capacitive DAC. The reference amplifier output V<sub>REF</sub>, (Pin 5) must be bypassed with a capacitor to ground. The reference amplifier is stable with capacitors of 1µF or greater. For the best noise performance, a 10µF ceramic or a 10µF tantalum in parallel with a 0.1µF ceramic is recommended.

The  $V_{\text{REF}}$  pin can be driven with an external reference as shown in Figure 5a. The GAIN pin (Pin 7) is tied to the positive supply to disable the internal reference buffer.

A DAC may also be used to drive  $V_{\text{REF}}$  as shown in Figure 6. This is useful in applications where the peak input signal amplitude may vary. The input span of the




Figure 4. LTC1402 Reference Circuit




Figure 5a. Using the LT1019-2.5 as an External Reference

ADC can then be adjusted to match the peak input signal, maximizing the signal-to-noise ratio. The filtering of the internal LTC1402 reference amplifier will limit the bandwidth and settling time of this circuit. A settling time of 5ms should be allowed after a reference adjustment.

#### **DIFFERENTIAL INPUTS**

The LTC1402 has a unique differential sample-and-hold circuit that allows inputs from -2.5V to 5V. The ADC will always convert the difference of  $A_{IN}^+ - A_{IN}^-$  independent of the common mode voltage. The common mode rejection holds up at extremely high frequencies, see Figure 7.

The only requirement is that both inputs not exceed -2.5V or 5V. Integral nonlinearity errors (INL) and differential nonlinearity errors (DNL) are independent of the common mode voltage. However, the bipolar zero error (BZE) will vary. The change in BZE is typically less than 0.1% of the common mode voltage. Figure 5b shows the use of bipolar mode with single 5V supply.





Figure 5b. Bipolar Mode with Single Supply










Figure 7. CMRR vs Input Frequency

#### FULL-SCALE AND OFFSET ADJUSTMENT

Figure 8 shows the ideal input/output characteristics for the LTC1402 in bipolar mode and unipolar mode. Figure 9a shows the components required for full-scale error adjustment. Figure 9b includes the components for offset and full-scale adjustment.

#### Adjustment in Bipolar Mode with Pin 8 Held High

The code transitions occur midway between successive integer LSB values (i.e., -FS + 0.5LSB, -FS + 1.5LSB, -FS +2.5LSB,...FS – 2.5LSB, FS – 1.5LSB). The output at D<sub>OUT</sub> is two's complement binary with 1LSB = FS - (-FS)/4096= 4.096V/4096 = 1.0mV. In applications where absolute accuracy is important, offset and full-scale errors can be adjusted to zero. Offset error must be adjusted before fullscale error. In Figure 9b, zero offset is achieved by adjusting the offset applied to the  $A_{IN}^{\phantom{I}}$  input. For zero offset error, apply -0.5 mV (i.e., -0.5 LSB) to A<sub>IN</sub><sup>+</sup> and adjust the offset at the A<sub>IN</sub><sup>-</sup> input using R8 until the output code flickers between 0000 0000 0000 and 1111 1111 1111. For full-scale adjustment in Figures 9a and 9b, apply an input voltage of 2.0465V (FS – 1.5LSB) to  $A_{IN}^+$  and adjust R5 until the output code flickers between 0111 1111 1110 and 0111 1111 1111.

#### Adjustment in Unipolar Mode with Pin 8 Held Low

The code transitions occur midway between successive integer LSB values (i.e., -FS + 0.5LSB, -FS + 1.5LSB, -FS + 2.5LSB,...FS - 2.5LSB, FS - 1.5LSB). The output at









Figure 8. LTC1402 Transfer Characteristic








Figure 9b. Offset and Full-Scale Adjustment Circuits with  $\pm 10LSB$  Range

 $D_{OUT}$  is binary with 1LSB = FS/4096 = 4.096V/4096 = 1.0mV. In applications where absolute accuracy is important, offset and full-scale errors can be adjusted to zero. Offset error must be adjusted before full-scale error. In Figure 9b, zero offset is achieved by adjusting the offset applied to the  $A_{IN}^-$  input. For zero offset error apply -0.5mV (i.e., -0.5LSB) to  $A_{IN}^+$  and adjust the offset at the  $A_{IN}^-$  input using R8 until the output code flickers between 0000 0000 0000 and 0000 0001. For full-scale adjustment in Figures 9a and 9b, apply an input voltage of 2.0465V (FS - 1.5LSBs) to  $A_{IN}^+$  and adjust R5 until the output code flickers between 1111 1111 1110 and 1111 1111 1111.

#### **BOARD LAYOUT AND BYPASSING**

Wire wrap boards are not recommended for high resolution and/or high speed A/D converters. To obtain the best performance from the LTC1402, a printed circuit board with ground plane is required. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track.

An analog ground plane separate from the logic system ground should be established under and around the ADC. Pin 2 (AGND1), Pin 6 (AGND2), Pin 13 (DGND) and all other analog grounds should be connected directly to an analog ground plane. Pin 9 (OGND) should be connected near Pin13 (DGND), where the analog ground plane ties to the logic system ground. The  $V_{REF}$  bypass capacitor and the DV<sub>DD</sub> bypass capacitor should also be connected to this analog ground plane, see Figure 10. No other digital grounds should be connected to this analog ground plane.

Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC and the foil width for these tracks should be as wide as possible. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.


The LTC1402 has differential inputs to minimize noise coupling. Common mode noise on the  $A_{IN}^+$  and  $A_{IN}^-$  leads will be rejected by the input CMRR. The  $A_{IN}^-$  input can be used as a ground sense for the  $A_{IN}^+$  input; the LTC1402 will hold and convert the difference voltage between  $A_{IN}^+$  and  $A_{IN}^-$ . The leads to  $A_{IN}^+$  (Pin 3) and  $A_{IN}^-$  (Pin 4) should be kept as short as possible. In applications where this is not possible, the  $A_{IN}^+$  and  $A_{IN}^-$  traces should be run side-by-side to cancel noise coupling.

#### SUPPLY BYPASSING

High quality, low series resistance  $10\mu F$  ceramic bypass capacitors should be used at the  $V_{DD}$  and  $V_{REF}$  pins. Surface mount ceramic capacitors such as Murata GRM235Y5V106Z016 provide excellent bypassing in a small board space. Alternatively,  $10\mu F$  tantalum capacitors in parallel with  $0.1\mu F$  ceramic capacitors can be used. Bypass capacitors must be located as close to the pins as possible. The traces connecting the pins and the bypass capacitors must be kept short and should be made as wide as possible.

#### **POWER-DOWN MODES**

Upon power-up, the LTC1402 is initialized to the active state and is ready for conversion. The Nap and Sleep Mode waveforms show the power-down modes for the LTC1402.







The SCK and CONV inputs control the power-down modes (see Timing Diagrams). Two rising edges at CONV, without any intervening rising edges at SCK, put the LTC1402 in Nap mode and the power drain drops from 90mW to 15mW. The internal reference remains powered in Nap mode. One or more rising edges at SCK wake up the LTC1402 for service very quickly, and CONV can start an accurate conversion within a clock cycle. Four rising edges at CONV, without any intervening rising edges at SCK, put the LTC1402 in Sleep mode and the power drain drops from 90mW to 10µW. One or more rising edges at SCK wake up the LTC1402 for operation. The internal reference  $(V_{RFF})$  takes 2ms to slew and settle with a 10µF load, and the REFREADY bit in the D<sub>OUT</sub> stream takes an additional 10ms to go high after the reference output Pin 5 ( $V_{BFF}$ ) has finished slewing. Figure 11 shows the power consumption versus the conversion rate. Note that, for slower conversion rates, the Nap and Sleep modes can be used for substantial reductions in power consumption.




Figure 11. Power Consumption vs Sample Rate in Normal Mode, Nap Mode and Sleep Mode

#### **DIGITAL INTERFACE**

The LTC1402 has a 3-wire SPI (Serial Protocol Interface) interface. The SCK and CONV inputs and  $D_{OUT}$  output implement this interface. The SCK and CONV inputs are TTL compatible and also accept swings from 3V or 5V logic. The amplitude of  $D_{OUT}$  can easily produce 5V logic or 3V logic swings by tying the independent output supply Pin 11 ( $OV_{DD}$ ) to the same supply as system logic. A detailed description of the three serial port signals follows.



Downloaded from Elcodis.com electronic components distributor

#### CONV at Pin 16

The rising edge of CONV starts a conversion but subsequent rising edges at CONV, during the following 14 SCK cycles of conversion, are ignored by the LTC1402. The duty cycle of CONV can be arbitrarily chosen to be used as a frame sync signal for the processor serial port. A simple approach to generate CONV is to create a pulse that is one SCK wide to drive the LTC1402 and then buffer this signal with the appropriate number of inverters to drive the frame sync input of the processor serial port. It is good practice to drive the LTC1402 CONV input first to avoid digital noise interference during the sample-to-hold transition triggered by CONV at the start of conversion. Another point to consider is the level of jitter in the CONV signal if the input signals have fast transients or sinewaves. Some processors can be programmed to generate a convenient frame sync pulse at their serial port, but often this signal is derived from a jittery processor phase locked loop clock multiplier. This is true even if a low jitter crystal clock is the reference for the processor clock multiplier.

#### SCK at Pin 15

The rising edge of SCK advances the conversion process and also udpates each bit in the  $D_{OUT}$  data stream. After CONV rises, the second rising edge of SCK sends out the REFREADY bit. Subsequent edges send out the 12 data bits, with the MSB sent first. A simple approach is to generate SCK to drive the LTC1402 and then buffer this signal with the appropriate number of inverters to drive the serial clock input of the processor serial port. The rising edge of SCK is guaranteed to coincide with stable data at  $D_{OUT}$ . It is good practice to drive the LTC1402 SCK input first to avoid digital noise interference during the internal bit comparison decision by the internal high speed comparator. Unlike the CONV input, the SCK input is not sensitive to jitter because the input signal is already sampled and held constant.

#### $D_{OUT}$ at Pin 10

Upon power-up, the  $D_{OUT}$  output is automatically reset to the high impedance state. The  $D_{OUT}$  output remains in high impedance until a new conversion is started.  $D_{OUT}$  sends out 13 bits in the output data stream after the second rising edge of SCK after the start of conversion with the rising

edge of CONV. Please note the delay specification from SCK to a valid  $D_{OUT}$ .  $D_{OUT}$  is always guaranteed to be valid by the next rising edge of SCK.

#### **DIGITAL JITTER AT CONV (PIN 16)**

In high speed applications, where high amplitude sinewaves above 100kHz are sampled, the CONV signal must have as little jitter as possible (10ps or less). The square wave output of a common crystal clock module usually meets this requirement easily. The challenge is to generate a CONV signal from this crystal clock without jitter corruption from other digital circuits in the system. A clock divider and any gates in the signal path from the crystal clock to the CONV input should not share the same integrated circuit with other parts of the system. As shown in the interface circuit examples, the LTC1402's SCK and CONV inputs should be driven first with digital buffers used to drive the serial port interface. Also note that the master clock in the DSP may already be corrupted with jitter, even if it comes directly from the DSP crystal. Another problem with high speed processor clocks is that they often use a low cost, low

speed crystal (i.e., 10MHz) to generated a fast, but jittery, phase locked loop system clock (i.e., 40MHz). The jitter, in these PLL-generated high speed clocks, can be several nanoseconds. Note that if you choose to use the frame sync signal generated by the DSP port, this signal will have the same jitter of the DSP's master clock.

#### SERIAL TO PARALLEL CONVERSION

You can take advantage of the serial interface of the LTC1402 in a parallel data system to minimize bus wiring congestion in the PC board layout. Figure 12 shows an example of this interface. It is best to send the SCK and CONV signals to the LTC1402, and then bus them together across the board to avoid excessive time skew among the three signals. It is usually not necessary to buffer  $D_{OUT}$ , if the PC track is not too long. Buffering SCK and CONV prevents jitter from corrupting these signals. The relative phase between SCK and CONV affects the position of the parallel word at the output of the 74HC595. The position of the output word in Figure 12 assumes 16 clocks between each CONV rising edge, and the CONV pulse is one clock wide.





Figure 12. Serial to Parallel Interface



#### HARDWARE INTERFACE TO TMS320C54x

The LTC1402 is a serial output ADC whose interface has been designed for high speed buffered serial ports in fast digital signal processors (DSPs). Figure 13 shows an example of this interface using a TMS320C54X.

The buffered serial port in the TMS320C54x has direct access to a 2kB segment of memory. The ADC's serial data can be collected in two alternating 1kB segments, in real time, at the full 2.2Msps conversion rate of the LTC1402. The DSP assembly code sets frame sync mode at the BFSR pin to accept an external positive going pulse, and the serial clock at the BCLKR pin to accept an external positive edge clock. Buffers near the LTC1402 may be added to drive long tracks to the DSP to prevent corruption of the signal to LTC1402. This configuration is adequate to traverse a typical system board, but source resistors at the buffer outputs, and termination resistors at the DSP may be needed to match the characteristic impedance of very long transmission lines. If you need to terminate the D<sub>OUT</sub> transmission line, buffer it first with one or two 74ACxx gates. The TTL threshold inputs of the DSP port respond properly to the 2.5V swing of the terminated transmission lines. The OV<sub>DD</sub> supply output driver supply voltage can be driven directly from the DSP.





***************************************
; Files: BSP2KB.ASM ->
; 2kbyte collection into DSKPlus TMS320C542 with Serial Port interface to LTC1402
; first element at 1024, last element at 1023, two middle elements at 2047 and 0000
; bipolar mode
***************************************
width 160
.length 110
title "sineb0 BSP in auto buffer mode".
.mmregs
.setsect ".text", 0x500,0 ;Set address of executable
.setsect "vectors", 0x180,0 ;Set address of incoming 1402 data
.setsect "buffer", 0x800,0 ;Set address of BSP buffer for clearing
setsect "result", 0x1800,0 ;Set address of result for clearing
.text ;.text marks start of code
start: ;Make sure /PWRDWN is low at J1-9 to turn off AC01 adc
tim=#0fh
prd=#0fh
tcr = #10h; stop timer
tspc = #0h ; stop TDM serial port to AC01
pmst = #01a0h ; set up iptr. Processor Mode STatus register
sp = #0700h; init stack pointer.
dp = #0; data page
ar2 = #1800h; pointer to computed receive buffer.
ar3 = #0800h ; pointer to Buffered Serial Port receive buffer
ar4 = #0h; reset record counter
call sineinit ; Double clutch the initialization to insure a proper
sinepeek: ; insert debugger break here to view results
call sineinit ; reset. The external frame sync must occur 2.5 clocks
; or more after the port comes out of reset.
wait goto wait



breceive:	Buffere	ed Receive Interrupt Routine —————	
if (NTC) g bspce = #(	(@BSPCE,#4000 goto bufull (2023h + 08000h	; if this still the first half get next half	
;		d shift input data after 2k buffer is full	
bufull:		•	
b = *ar3+ b = #00FF		; load acc b with BSP buffer and shift right 2 ; mask out the REF bit and the 3 other tristate bits	
b = #0080	00h ^ b	; invert BIPOLAR MSB. Comment this line in UNIPOLAR mode	
ar2+ = da TC = (@a	· · ·	; store B to out buffer and advance AR2 pointer ; output buffer is 2k starting at 1800h	
if (TC) go	oto start	; restart if out buffer is at 1fffh	
goto buful		nmy bsend return	
, bsend return_	enable	;this is a dummy return to define bsend ;in vector table below	
;; ;initialize	buffered serial p	- end ISR ———————————————————————————————————	
*****	*****	********	
	alization code fo ith 1402 in stand	ard mode *	
* BSPC and	d SPC are the sa	me in the 'C542 *	
•*************************************		*******	
OFF .set	!ON		
YES .set NO .set	1 !YES		
BIT_8 .set			
BIT_10 .set			
BIT_12 .set BIT_16 .set			
	0x80		
		**************************************	
* The BSP is ir	nitialized to requ	ire an external CLK and FSX for	
* operation. Th * enabled.	e data format is	16-bits, burst mode, with autobuffering	
*			
*	৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬ ৬	*****	
		LUS TMS320c542 board with inverters at BCLKR and BFSR.	*
*BFSR Pin JP	1-20 ~\/~~~~		*
*BCLKR Pin J	P1-14 _/~\_/~\_/	/~\_/~\_/~\_/~\_/~\_/~\_/~\_/~\_/~\_/~\_	*
	P5-09 ~~~~	EI DII DI0 D07 D00 D07 D00 D05 D04 D05 D02 D01 D007 (REI DI1	
*CLKIN Pin JI		/~~~~~~\/~~~~~~\/~~~~~~~\/~~~~~~~	*
*CLKIN Pin JI *		/~~~~~\/~~~~~~\/~~~~~~\/~~~~~~~	* *
*CLKIN Pin JF * *A 2 place right	nt shift is needed	/~~~~~\/~~~~~\/~~~~~\/~~~~~\/~~~~~	* * * *
*CLKIN Pin JF * *A 2 place righ *The REF bit is ****	nt shift is needed s also be masked	/~~~~~\/~~~~~\/~~~~~\/~~~~~\/~~~~~	*
*CLKIN Pin JF * *A 2 place righ *The REF bit is ***********	nt shift is needed s also be masked ********	/~~~~~\/~~~~~\/~~~~~\/~~~~~ to right justify the input data. d in this example ************************************	*
*CLKIN Pin JF * *A 2 place righ *The REF bit is ************ Loopback Format	nt shift is needed s also be masked	/~~~~~\/~~~~~\/~~~~~\/~~~~~ t o right justify the input data. d in this example ************************************	*
*CLKIN Pin JH * *A 2 place righ *The REF bit is ************ * Loopback Format IntSync	nt shift is needed s also be maskec ************************************	/~~~~/~~~/~~~~/~~~~/~~~~/~~~~/~~~~/~~~~/~~~~	*
*CLKIN Pin JF * *A 2 place righ *The REF bit is ************ Loopback Format	nt shift is needed s also be maskec **************** .set NO .set BIT_16	/~~~~~\/~~~~~\/~~~~~\/~~~~~ t o right justify the input data. d in this example ************************************	*
*CLKIN Pin JF * *A 2 place righ *The REF bit i *********** * Loopback Format IntSync IntCLK BurstMode CLKDIV	nt shift is needed s also be masked ************************************	/~~~~/~~~~/~~~~/~~~~/~~~~/~~~~/~~~~/~~~~	*
*CLKIN Pin JH * *A 2 place righ *The REF bit i ************* * Loopback Format IntSync IntCLK BurstMode	nt shift is needed s also be maskec ***************** .set NO .set BIT_16 .set NO .set NO .set YES	/~~~~/~~~~/~~~~/~~~~/~~~~/~~~~/~~~~/~~~~	*
*CLKIN Pin JI * *A 2 place righ *The REF bit is ************ * Loopback Format IntSync IntCLK BurstMode CLKDIV PCM_Mode FS_polarity CLK_polarity	nt shift is needed s also be masked ************************************	/~~~~/~~~/~~~/~~~~/~~~~/~~~~/~~~~/~~~~/~~~~	*
*CLKIN Pin JI * *A 2 place righ *The REF bit is ************ * Loopback Format IntSync IntCLK BurstMode CLKDIV PCM_Mode FS_polarity CLK_polarity Frame_ignore	nt shift is needed s also be masked ************************************	/~~~~/~~/~~~/~~~/~~~/~~~/~~~~/~~~~/~~~~/~~~~	*
*CLKIN Pin JI * *A 2 place righ *The REF bit is ************ * Loopback Format IntSync IntCLK BurstMode CLKDIV PCM_Mode FS_polarity CLK_polarity	nt shift is needed s also be masked ************************************	/~~~~/~~~/~~~/~~~/~~~/~~~/~~~~/~~~~/~~~~	*
*CLKIN Pin JH * *A 2 place righ *The REF bit is ************* * Loopback Format IntSync IntCLK BurstMode CLKDIV PCM_Mode FS_polarity CLK_polarity Frame_ignore XMTautobuf RCVautobuf XMThalt	nt shift is needed s also be maskec ************************************	/~~~~/~~~/~~~/~~~/~~~/~~~/~~~/~~~/~~~~/~~~~	*
*CLKIN Pin JF * *A 2 place righ *The REF bit is ************ * Loopback Format IntSync IntCLK BurstMode CLKDIV PCM_Mode FS_polarity CLK_polarity Frame_ignore XMTautobuf RCVautobuf	nt shift is needed s also be maskec ************************************	/~~~~/~~~/~~~/~~~/~~~/~~~/~~~~/~~~~/~~~~	*
*CLKIN Pin JH * *A 2 place righ *The REF bit i ************* * Loopback Format IntSync IntCLK BurstMode CLKDIV PCM_Mode FS_polarity CLK_polarity Frame_ignore XMTautobuf RCVautobuf XMThalt RCVhalt	nt shift is needed s also be maskec ************************************	/~~~~/~~~/~~~/~~~/~~~/~~~/~~~/~~~/~~~/	*

18


RCVbufAddr .set 0x800 ;(address of receive buffer) RCVbufSize .set 0x800 ;(length of receive buffer)works up to 800 \*\*\*\*\*\*\*\* .eval ((Loopback >> 1)|((Format & 2)<<1)|(BurstMode <<3)|(IntCLK <<4)|(IntSync <<5)), SPCval  $. eval ((CLKDIV)|(FS_polarity <<5)|(CLK_polarity <<6)|((Format \& 1) <<7)|(Frame_ignore <<8)|(PCM_Mode <<9)), SPCE value <-2000 and the second secon$ .eval (SPCEval|(XMTautobuf<<10)|(XMThalt<<12)|(RCVautobuf<<13)|(RCVhalt<<15)), SPCEval sineinit: bspc = #SPCval ; places buffered serial port in reset ifr = #10h ; clear interrupt flags imr = #210h ; Enable HPINT, enable BRINT0 ; all unmasked interrupts are enabled. intm = 0bspce = #SPCEval ; programs BSPCE and ABU axr = #XMTbufAddr; initializes transmit buffer start address bkx = #XMTbufSize ; initializes transmit buffer size arr = #RCVbufAddr; initializes receive buffer start address bkr = #RCVbufSize ; initializes receive buffer size bspc = #(SPCval | GO) ; bring buffered serial port out of reset ;for transmit and receive because GO=0xC0 return .space 16\*32 ;clear a chunk at the end to mark the end VECTORS .sect "vectors" ;The vectors start here ;get BSP vectors \*\*\*\*\*\* Vector Table for the 'C54x DSKplus BSP vectors and Debugger vectors TDM vectors just return \*\*\*\*\*\*\* \* ; The vectors in this table can be configured for processing external and ; internal software interrupts. The DSKplus debugger uses four interrupt ; vectors. These are RESET, TRAP2, INT2, and HPIINT. \* DO NOT MODIFY THESE FOUR VECTORS IF YOU PLAN TO USE THE DEBUGGER \* ; All other vector locations are free to use. When programming always be sure ; the HPIINT bit is unmasked (IMR=200h) to allow the communications kernel and ; host PC interact. INT2 should normally be masked (IMR(bit 2) = 0) so that the ; DSP will not interrupt itself during a HINT. HINT is tied to INT2 externally. .mmregs ;00; RESET \* DO NOT MODIFY IF USING DEBUGGER \* goto #80h reset nop nop ;04; non-maskable external interrupt nmi return\_enable nop nop nop goto #88h ;08; trap2 \* DO NOT MODIFY IF USING DEBUGGER \* trap2 nop nop .space 52\*16 ;0C-3F: vectors for software interrupts 18-30 int0 return\_enable ;40; external interrupt int0 nop nop nop ;44; external interrupt int1 int1 return\_enable nop nop nop int2 return\_enable ;48; external interrupt int2 nop nop



nop

tint	return_enable nop	;4C; internal timer interrupt	txint	return_enable nop	;5C; TDM transmit interrupt
brint	nop nop goto breceive	:50; BSP receive interrupt	int3	nop return_enable	;60; external interrupt int3
UIIII	nop nop	,50, bar receive interrupt		nop nop nop	
bxint	nop goto bsend	;54; BSP transmit interrupt		dgoto #0e4h JGGER *	;64; HPIint * DO NOT MODIFY IF USING
	nop nop			nop nop	
trint	nop return_enable nop	;58; TDM receive interrupt		.space 24*16 .sect "buffer" .space 16*0x800	;68-7F; reserved area ;Set address of BSP buffer for clearing
	nop nop			.sect "result" .space 16*0x800 .end	;Set address of result for clearing

#### **PACKAGE DESCRIPTION** Dimensions in inches (millimeters) unless otherwise noted.



## **RELATED PARTS**

PART NUMBER	RESOLUTION	SPEED	COMMENTS	
16-Bit				
LTC1604	16	333ksps	±2.5V Input Range, ±5V Supply	
LTC1605	16	100ksps	±10V Input Range, Single 5V Supply	
14-Bit			·	
LTC1414	14	2.2Msps	175mW, 80dB SINAD and 95dB SFDR	
LTC1419	14	800ksps	150mW, 81.5dB SINAD and 95dB SFDR	
LTC1416	14	400ksps	75mW, Low Power with Excellent AC Specs	
LTC1418	14	200ksps	15mW, Single 5V, Serial/Parallel I/O	
12-Bit			·	
LTC1412	12	3Msps	150mW, 72dB SINAD and 82dB SFDR	
LTC1410	12	1.25Msps	150mW, 71.5dB SINAD and 84dB THD	
LTC1415	12	1.25Msps	55mW, Single 5V Supply	
LTC1409	12	800ksps	80mW, 71.5dB SINAD and 84dB THD	
LTC1404	12	600ksps	High Speed Serial I/O in SO-8 Package	
LTC1400	12	400ksps	High Speed Serial I/O in SO-8 Package	