## features

- High Accuracy: 0.075\% Max
- Low Drift: 10ppm/ ${ }^{\circ} \mathrm{C}$ Max
- Industrial Temperature Range SO-8 Package
- Temperature Coefficient Guaranteed to $125^{\circ} \mathrm{C}$
- Low Supply Current: 175uA Max
- Minimum Output Current: 20 mA
- No Output Capacitor Required
- Reverse Battery Protection
- Minimum Input/Output Differential: 0.9V
- Available in Small MSOP Package


## APPLICATIONS

- Handheld Instruments
- Precision Regulators
- A/D and D/A Converters
- Power Supplies
- Hard Disk Drives


## DESCRIPTIOn

The LT ${ }^{\circledR} 1460-5$ is a micropower bandgap reference that combines very high accuracy and low drift with low power dissipation and small package size. This series reference uses curvature compensation to obtain a low temperature coefficient and trimmed precision thin-film resistors to achieve high output accuracy. The reference will supply up to 20 mA , making itideal for precision regulator applications, yet it is almost totally immune to input voltage variations.
This series reference provides supply current and power dissipation advantages over shunt references that must idle the entire load current to operate. Additionally, the LT1460-5 is stable with capacitive loads and does not require an output capacitor. This feature is important in critical applications where PC board space is a premium or fast settling is demanded. Reverse battery protection keeps the reference from conducting current and being damaged.
The LT1460-5 is available in the 8 -lead MSOP, SO, PDIP and the 3 -lead TO-92 packages. It is also available in the SOT-23 package; see separate data sheet LT1460S3-5 (SOT-23).

[^0]
## TYPICAL APPLICATION

Basic Connection


Typical Distribution of Output Voltage S8 Package


## ABSOLUTG MAXIMUM RATINGS (Note 1)

Input Voltage ......................................................... 30V
Reverse Voltage ................................................... -15V
Output Short-Circuit Duration, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$V_{\text {IN }}>10 \mathrm{~V}$.......................................................... 5 sec
$\mathrm{V}_{\text {IN }} \leq 10 \mathrm{~V}$.................................................. Indefinite

Specified Temperature Range
Commercial (C) ..................................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Industrial (I) ..................................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
High (H) ........................................... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range (Note 2) ... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ).................. $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

| TOP VIEW | TOP VIEW |  |  | BOTTOM VIEW |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | ected internally. <br> T CONNECT <br> NAL CIRCUITRY <br> ESE PINS | $\left(\begin{array}{ccc} 3 & 2 & 1 \\ 0 & 0 & 0 \\ V_{\text {IN }} & V_{\text {OUT }} & \text { GND } \end{array}\right)$ |
| MS8 PACKAGE 8-LEAD PLASTCC MSOP | $\text { GND } 4$ | $5 \mathrm{DNC}^{*}$ |  |  |
| *CONNECTED INTERNALLY. DO NOT CONNECT EXTERNAL CIRCUITRY TO THESE PINS | N8 PACKAGE <br> 8-LEAD PDIP | S8 PACKAGE 8-LEAD PLASTIC SO |  | $\begin{gathered} \text { Z PACKAGE } \\ 3 \text {-LEAD TO-92 PLASTIC } \\ \mathrm{T}_{\mathrm{JMAX}}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=160^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |
| $\mathrm{T}_{\text {Jmax }}=150^{\circ} \mathrm{C}, \theta_{J A}=250^{\circ} \mathrm{C} / \mathrm{W}$ |  | T JMAX $=150^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=130^{\circ} \mathrm{\circ} / \mathrm{W}(\mathrm{N} 8)$$\mathrm{T}_{\mathrm{J} M A}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=190^{\circ} \mathrm{C} / \mathrm{W}(\mathrm{S} 8)$ |  |  |
| ORDER PART NUMBER | ORDER PART NUMBER |  |  | ORDER PART NUMBER |
| LT1460CCMS8-5 | LT1460ACN8-5 | LT1460ACS8-5 | LT1460LHS8-5 | LT1460GCZ-5 |
| LT1460FCMS8-5 | LT1460BIN8-5 | LT1460BIS8-5 | LT1460MHS8-5 | LT1460GIZ-5 |
|  | LT1460DCN8-5 | LT1460DCS8-5 |  |  |
|  | LT1460EIN8-5 | LT1460EIS8-5 |  |  |
| MS8 PART MARKING |  | 8 PART MARKING |  |  |
| LTAF | 1460A5 | 1460D5 | 460LH5 |  |
| LTAG | 460BI5 | 460EI5 | 460MH5 |  |

Consult factory for Military grade parts.
Available Options

| TEMPERATURE | ACCURACY (\%) | $\begin{gathered} \hline \text { TEMPERATURE } \\ \text { COEFFICIENT } \\ \left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \\ \hline \end{gathered}$ | PACKAGE TYPE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | N8 | S8 | MS8 | Z |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 0.075 | 10 | LT1460ACN8-5 | LT1460ACS8-5 |  |  |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 0.10 | 10 | LT1460BIN8-5 | LT1460BIS8-5 |  |  |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 0.10 | 15 |  |  | LT1460CCMS8-5 |  |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 0.10 | 20 | LT1460DCN8-5 | LT1460DCS8-5 |  |  |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 0.125 | 20 | LT1460EIN8-5 | LT1460EIS8-5 |  |  |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 0.15 | 25 |  |  | LT1460FCMS8-5 |  |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 0.25 | 25 |  |  |  | LT1460GCZ-5 |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 0.25 | 25 |  |  |  | LT1460GIZ-5 |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} / 125^{\circ} \mathrm{C}$ | 0.20 | 20/50 |  | LT1460LHS8-5 |  |  |
| $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 0.20 | 50 |  | LT1460MHS8-5 |  |  |

## ELECTRICAL CHARACTERISTICS $V_{I N}=7.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage (Note 3) | LT1460ACN8, ACS8 |  | $\begin{aligned} & 4.99625 \\ & -0.075 \end{aligned}$ | 5.000 | $\begin{aligned} & 5.00375 \\ & 0.075 \end{aligned}$ | V |
|  | LT1460BIN8, BIS8, CCMS8, DCN8, DCS8 |  | $\begin{aligned} & 4.995 \\ & -0.10 \end{aligned}$ | 5.000 | $\begin{gathered} \hline 5.005 \\ 0.10 \end{gathered}$ | V |
|  | LT1460EIN8, EIS8 |  | $\begin{array}{\|l} 4.99375 \\ -0.125 \end{array}$ | 5.000 | $\begin{gathered} 5.00625 \\ 0.125 \end{gathered}$ | V |
|  | LT1460FCMS8 |  | $\begin{gathered} 4.9925 \\ -0.15 \end{gathered}$ | 5.000 | $\begin{gathered} \hline 5.0075 \\ 0.15 \end{gathered}$ | V |
|  | LT1460GCZ, GIZ |  | $\begin{aligned} & 4.9875 \\ & -0.25 \end{aligned}$ | 5.000 | $\begin{gathered} 5.0125 \\ 0.25 \end{gathered}$ | V |
|  | LT1460LHS8, MHS8 |  | $\begin{aligned} & 4.990 \\ & -0.20 \end{aligned}$ | $5.000$ | $\begin{gathered} 5.010 \\ 0.20 \end{gathered}$ | V $\%$ |
| Output Voltage Temperature Coefficient (Note 4) | $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{J}} \leq \mathrm{T}_{\text {MAX }}$ <br> LT1460ACN8, ACS8, BIN8, BIS8 <br> LT1460CCMS8 <br> LT1460DCN8, DCS8, EIN8, EIS8 <br> LT1460FCMS8, GCZ, GIZ <br> LT1460LHS8 $\quad-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ <br> $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ <br> LT1460MHS8 $\quad-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} 5 \\ 7 \\ 10 \\ 12 \\ 10 \\ 25 \\ 25 \end{gathered}$ | $\begin{aligned} & 10 \\ & 15 \\ & 20 \\ & 25 \\ & 20 \\ & 50 \\ & 50 \end{aligned}$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Line Regulation | $5.9 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 7.5 \mathrm{~V}$ | - |  | 30 | $\begin{aligned} & 60 \\ & 80 \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} / \mathrm{V} \\ & \mathrm{ppm} / \mathrm{V} \end{aligned}$ |
|  | $7.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 20 \mathrm{~V}$ | $\bullet$ |  | 10 | $\begin{aligned} & 25 \\ & 35 \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} / \mathrm{V} \\ & \mathrm{ppm} / \mathrm{V} \end{aligned}$ |
| Load Regulation Sourcing (Note 5) | $\mathrm{I}_{\text {OUT }}=100 \mu \mathrm{~A}$ | - |  | 1500 | $\begin{aligned} & 2800 \\ & 3500 \end{aligned}$ | ppm/mA ppm/mA |
|  | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ | - |  | 80 | $\begin{aligned} & 135 \\ & 180 \end{aligned}$ | ppm/mA ppm/mA |
|  | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=20 \mathrm{~mA} \\ & 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ | - |  | 70 | $\begin{aligned} & 100 \\ & 140 \end{aligned}$ | ppm/mA <br> ppm/mA |
| Thermal Regulation (Note 6) | $\Delta \mathrm{P}=200 \mathrm{~mW}$ |  |  | 0.5 | 2.5 | $\mathrm{ppm} / \mathrm{mW}$ |
| Dropout Voltage (Note 7) | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}, \Delta \mathrm{V}_{\text {OUT }} \leq 0.1 \%, \mathrm{I}_{\text {OUT }}=0$ | $\bullet$ |  |  | 0.9 | V |
|  | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}, \Delta \mathrm{V}_{\text {OUT }} \leq 0.1 \%$, $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ | $\bullet$ |  |  | $\begin{aligned} & 1.3 \\ & 1.4 \\ & \hline \end{aligned}$ | V |
| Output Current | Short $\mathrm{V}_{\text {OUT }}$ to GND |  |  | 40 |  | mA |
| Reverse Leakage | $\mathrm{V}_{\text {IN }}=-15 \mathrm{~V}$ | $\bullet$ |  | 0.5 | 10 | $\mu \mathrm{A}$ |
| Supply Current |  | - |  | 125 | $\begin{aligned} & 175 \\ & 225 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Output Voltage Noise (Note 8) | $\begin{aligned} & 0.1 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{~Hz} \\ & 10 \mathrm{~Hz} \leq \mathrm{f} \leq 1 \mathrm{kHz} \end{aligned}$ |  |  | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  | $\mu V_{P-P}$ $\mu \mathrm{V}_{\mathrm{RMS}}$ |
| Long-Term Stability of Output Voltage, S8 Pkg (Note 9) |  |  |  | 40 |  | $\mathrm{ppm} / \mathrm{VkHr}$ |
| Hysteresis (Note 10) | $\begin{aligned} & \Delta \mathrm{T}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \Delta \mathrm{~T}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 160 \\ & 25 \end{aligned}$ |  | ppm ppm |

## ELECTRICAL CHARACTERISTICS

The denotes specifications which apply over the specified temperature range.
Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: If the part is stored outside of the specified temperature range, the output may shift due to hysteresis.
Note 3: ESD (Electrostatic Discharge) sensitive device. Extensive use of ESD protection devices are used internal to the LT1460, however, high electrostatic discharge can damage or degrade the device. Use proper ESD handling precautions.
Note 4: Temperature coefficient is measured by dividing the change in output voltage by the specified temperature range. Incremental slope is also measured at $25^{\circ} \mathrm{C}$.
Note 5: Load regulation is measured on a pulse basis from no load to the specified load current. Output changes due to die temperature change must be taken into account separately.
Note 6: Thermal regulation is caused by die temperature gradients created by load current or input voltage changes. This effect must be added to normal line or load regulation. This parameter is not $100 \%$ tested.
Note 7: Excludes load regulation errors.
Note 8: Peak-to-peak noise is measured with a single highpass filter at 0.1 Hz and a 2 -pole lowpass filter at 10 Hz . The unit is enclosed in a still-air
environment to eliminate thermocouple effects on the leads. The test time is 10 sec . RMS noise is measured with a single highpass filter at 10 Hz and a 2-pole lowpass filter at 1 kHz . The resulting output is full wave rectified and then integrated for a fixed period, making the final reading an average as opposed to RMS. A correction factor of 1.1 is used to convert from average to RMS and a second correction of 0.88 is used to correct for the nonideal bandpass of the filters.
Note 9: Long-term stability typically has a logarithmic characteristic and therefore, changes after 1000 hours tend to be much smaller than before that time. Total drift in the second thousand hours is normally less than one third that of the first thousand hours with a continuing trend toward reduced drift with time. Significant improvement in long-term drift can be realized by preconditioning the IC with a 100 hour to 200 hour, $125^{\circ} \mathrm{C}$ burn-in. Long-term stability will also be affected by differential stresses between the IC and the board material created during board assembly. See PC Board Layout in the Applications Information section.
Note 10: Hysteresis in output voltage is created by package stress that differs depending on whether the IC was previously at a higher or lower temperature. Output voltage is always measured at $25^{\circ} \mathrm{C}$, but the IC is cycled to $85^{\circ} \mathrm{C}$ or $-40^{\circ} \mathrm{C}$ before successive measurements. Hysteresis is roughly proportional to the square of the temperature change. Hysteresis is not normally a problem for operational temperature excursions where the instrument might be stored at high or low temperature.

## TYPICAL PERFORMANCE CHARACTERISTICS



1460-5 G01


1460-5 G02

## TYPICAL PERFORMANCE CHARACTERISTICS



## APPLICATIONS Information

## Longer Battery Life

Series references have a large advantage over older shunt style references. Shunt references require a resistor from the power supply to operate. This resistor must be chosen to supply the maximum current that can ever be demanded by the circuit being regulated. When the circuit being controlled is not operating at this maximum current, the shunt reference must always sink this current, resulting in high dissipation and short battery life.

The LT1460-5 series reference does not require a current setting resistor and can operate with any supply voltage from $\mathrm{V}_{\text {OUT }}+0.9 \mathrm{~V}$ to 20 V . When the circuitry being regulated does not demand current, the LT1460-5 reduces its dissipation and battery life is extended. If the reference is not delivering load current it dissipates less than 1 mW on a 7.5 V supply, yet the same configuration can deliver 20 mA of load current when demanded.

## Capacitive Loads

The LT1460-5 is designed to be stable with capacitive loads. With no capacitive load, the reference is ideal for fast settling or applications where PC board space is a premium. The test circuit shown in Figure 1 is used to measure the response time for various load currents and load capacitors. The 1 V step from 5 V to 4 V produces a current step of 1 mA or $100 \mu \mathrm{~A}$ for $R_{L}=1 \mathrm{k}$ or $R_{L}=10 \mathrm{k}$. Figure 2 shows the response of the reference with no load capacitance.

The reference settles to $5 \mathrm{mV}(0.1 \%)$ in less than $2 \mu \mathrm{~s}$ for a $100 \mu \mathrm{~A}$ pulse and to $0.1 \%$ in $3 \mu \mathrm{~s}$ with a 1 mA step. When load capacitance is greater than $0.01 \mu \mathrm{~F}$, the reference begins to ring due to the pole formed with the output impedance. Figure 3 shows the response of the reference to a 1 mA and $100 \mu \mathrm{~A}$ load with a $0.01 \mu \mathrm{~F}$ load capacitor.

## Fast Turn-On

It is recommended to add a $0.1 \mu \mathrm{~F}$ or larger input capacitor to the input pin of the LT1460-5. This helps stability with large load currents and speeds up turn-on. The LT1460-5 can start in $10 \mu \mathrm{~s}$, but it is important to limit the $\mathrm{dv} / \mathrm{dt}$ of the input. Under light load conditions and with a very fast input, internal nodes overslew and this requires finite recovery time. Figure 4 shows the result of no bypass


Figure 1. Response Time Test Circuit


Figure 2. $\mathrm{C}_{\mathrm{L}}=0$


Figure 3. $\mathrm{C}_{\mathrm{L}}=0.01 \mu \mathrm{~F}$


Figure 4. $\mathrm{C}_{\mathrm{IN}}=0$

## APPLICATIONS INFORMATION

capacitance on the input and no output load. In this case the supply $\mathrm{dv} / \mathrm{dt}$ is 7.5 V in 30 ns which causes internal overslew, and the output does not bias to 5 V until $45 \mu \mathrm{~s}$. Although $45 \mu$ s is a typical turn-on time, it can be much longer. A $0.1 \mu \mathrm{~F}$ input capacitor guarantees the partalways starts quickly as shown in Figure 5.


Figure 5. $\mathrm{C}_{\mathbb{N}}=0.1 \mu \mathrm{~F}$

## Output Accuracy

Like all references, either series or shunt, the error budget of the LT1460-5 is made up of primarily three components: initial accuracy, temperature coefficient and load regulation. Line regulation is neglected because it typically contributes only $30 \mathrm{ppm} / \mathrm{V}$, or $150 \mu \mathrm{~V}$ for a 1 V input change. The LT1460-5 typically shifts less than $0.01 \%$ when soldered into a PCB, so this is also neglected (see PC Board Layout section). The output errors are calculated as follows for a $100 \mu \mathrm{~A}$ load and $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range:

## LT1460AC

Initial accuracy = 0.075\%
For $I_{0}=100 \mu \mathrm{~A}$,

$$
\Delta V_{\text {OUT }}=\left(\frac{3500 \mathrm{ppm}}{\mathrm{~mA}}\right)(0.1 \mathrm{~mA})(5 \mathrm{~V})=1.75 \mathrm{mV}
$$

which is $0.035 \%$.

For temperature $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ the maximum $\Delta \mathrm{T}=70^{\circ} \mathrm{C}$,

$$
\Delta \mathrm{V}_{\text {OUT }}=\left(\frac{10 \mathrm{ppm}}{{ }^{\circ} \mathrm{C}}\right)\left(70^{\circ} \mathrm{C}\right)(5 \mathrm{~V})=3.5 \mathrm{mV}
$$

which is $0.07 \%$.
Total worst-case output error is:

$$
0.075 \%+0.035 \%+0.070 \%=0.180 \%
$$

Table 1 gives worst-case accuracy for the LT1460AC, CC, DC, FC, GC from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and the $\mathrm{LT} 1460 \mathrm{BI}, \mathrm{EI}, \mathrm{GI}$ from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## PC Board Layout

In 13- to 16-bit systems where initial accuracy and temperature coefficient calibrations have been done, the mechanical and thermal stress on a PC board (in a cardcage for instance) can shift the output voltage and mask the true temperature coefficient of a reference. In addition, the mechanical stress of being soldered into a PC board can cause the output voltage to shift from its ideal value. Surface mount voltage references (MS8 and S8) are the most susceptible to PC board stress because of the small amount of plastic used to hold the lead frame.
A simple way to improve the stress-related shifts is to mount the reference near the short edge of the PC board, or in a corner. The board edge acts as a stress boundary, or a region where the flexure of the board is minimum. The package should always be mounted so that the leads absorb the stress and not the package. The package is generally aligned with the leads parallel to the long side of the PC board as shown in Figure 7a.
A qualitative technique to evaluate the effect of stress on voltage references is to solder the part into a PC board and deform the board a fixed amount as shown in Figure 6. The flexure \#1 represents no displacement, flexure \#2 is concave movement, flexure \#3 is relaxation to no displacement and finally, flexure \#4 is a convex movement.

| IOUT | LT1460AC | LT1460BI | LT1460CC | LT1460DC | LT1460EI | LT1460FC | LT1460GC | LT1460GI |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $0.145 \%$ | $0.225 \%$ | $0.205 \%$ | $0.240 \%$ | $0.375 \%$ | $0.325 \%$ | $0.425 \%$ | $0.562 \%$ |
| $100 \mu \mathrm{~A}$ | $0.180 \%$ | $0.260 \%$ | $0.240 \%$ | $0.275 \%$ | $0.410 \%$ | $0.360 \%$ | $0.460 \%$ | $0.597 \%$ |
| 10 mA | $0.325 \%$ | $0.405 \%$ | $0.385 \%$ | $0.420 \%$ | $0.555 \%$ | $0.505 \%$ | $0.605 \%$ | $0.742 \%$ |
| 20 mA | $0.425 \%$ | N/A | $0.485 \%$ | $0.520 \%$ | N/A | $0.605 \%$ | $0.705 \%$ | $\mathrm{~N} / \mathrm{A}$ |

## LT1460-5

## APPLICATIONS INFORMATION

This motion is repeated for a number of cycles and the relative output deviation is noted. The result shown in Figure 7a is for two LT1460S8-5s mounted vertically and Figure 7b is for two LT1460S8-5s mounted horizontally. The parts oriented in Figure 7a impart less stress into the package because stress is absorbed in the leads. Figures 7 a and 7 b show the deviation to be between $250 \mu \mathrm{~V}$ and $500 \mu \mathrm{~V}$ and implies a 50 ppm and 100 ppm change respectively. This corresponds to a 13- to 14-bit system and is


Figure 6. Flexure Numbers
not a problem for most 10- to 12-bit systems unless the system has a calibration. In this case, as with temperature hysteresis, this low level can be important and even more careful techniques are required.
The most effective technique to improve PC board stress is to cut slots in the board around the reference to serve as a strain relief. These slots can be cut on three sides of the reference and the leads can exit on the fourth side. This "tongue" of PC board material can be oriented in the long direction of the board to further reduce stress transferred to the reference.
The results of slotting the PC boards of Figures 7a and 7b are shown in Figures 8a and 8b. In this example the slots can improve the output shift from about 100ppm to nearly zero.


Figure 7b. Two Typical LT1460S8-5s, Horizontal Orientation Without Slots


Figure 8b. Same Two LT1460S8-5s in Figure 7b, but

With Slots

Figure 8a. Same Two LT1460S8-5s in Figure 7a, but With Slots
sImplified schematic


Dimensions in inches (millimeters) unless otherwise noted.


N8 Package
8-Lead PDIP (Narrow 0.300)
(LTC DWG \# 05-08-1510)

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH ( 0.254 mm )

Dimensions in inches (millimeters) unless otherwise noted.

## S8 Package <br> 8-Lead Plastic Small Outline (Narrow 0.150)

(LTC DWG \# 05-08-1610)


FLASH SHALL NOT EXCEED $0.010^{\prime \prime}(0.254 \mathrm{~mm})$ PER SIDE

Z Package
3-Lead Plastic TO-92 (Similar to TO-226)
(LTC DWG \# 05-08-1410)


## TYPICAL APPLICATIONS

Boosted Output Current with No Current Limit


Boosted Output Current with Current Limit


Handling Higher Load Currents

*SELECT R1 TO DELIVER 80\% OF TYPICAL LOAD CURRENT. LT1460 WILL THEN SOURCE AS NECESSARY TO MAINTAIN PROPER OUTPUT. DO NOT REMOVE LOAD AS OUTPUT WILL BE DRIVEN UNREGULATED HIGH. LINE REGULATION IS DEGRADED IN THIS APPLICATION

## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LT1236 | Precision Low Noise Reference | $0.05 \%$ Max,5ppm $/{ }^{\circ} \mathrm{C} \mathrm{Max}$, SO Package |
| LT1019 | Precision Bandgap Reference | $0.05 \% \mathrm{Max}, 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \mathrm{Max}$ |
| LT1027 | Precision 5V Reference | $0.02 \%, 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \mathrm{Max}$ |


[^0]:    $\boldsymbol{\Omega}$, LTC and LT are registered trademarks of Linear Technology Corporation.

