

#### FEATURES

- 12MHz Gain-Bandwidth
- 400V/μs Slew Rate
- 1.25mA Maximum Supply Current
- Unity Gain Stable
- C-Load<sup>™</sup> Op Amp Drives All Capacitive Loads
- 10nV/√Hz Input Noise Voltage
- 800µV Maximum Input Offset Voltage
- 300nA Maximum Input Bias Current
- 70nA Maximum Input Offset Current
- 12V/mV Minimum DC Gain, R<sub>I</sub> =1k
- 230ns Settling Time to 0.1%, 10V Step
- 280ns Settling Time to 0.01%, 10V Step
- $\pm 12V$  Minimum Output Swing into 500 $\Omega$
- $\pm 2.5V$  Minimum Output Swing into 150 $\Omega$
- Specified at  $\pm 2.5V$ ,  $\pm 5V$ , and  $\pm 15V$

## **APPLICATIONS**

- Wideband Amplifiers
- Buffers
- Active Filters
- Data Acquisition Systems
- Photodiode Amplifiers


#### DESCRIPTION

The LT<sup>®</sup>1354 is a low power, high speed, high slew rate operational amplifier with outstanding AC and DC performance. The LT1354 has much lower supply current, lower input offset voltage, lower input bias current, and higher DC gain than devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with the slewing characteristics of a current feedback amplifier. The amplifier is a single gain stage with outstanding settling characteristics which makes the circuit an ideal choice for data acquisition systems. The output drives a 500 $\Omega$  load to ±12V with ±15V supplies and a 150 $\Omega$  load to ±2.5V on ±5V supplies. The amplifier is also stable with any capacitive load which makes it useful in buffer or cable driver applications.


The LT1354 is a member of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced bipolar complementary processing. For dual and quad amplifier versions of the LT1354 see the LT1355/LT1356 data sheet. For higher bandwidth devices with higher supply current see the LT1357 through LT1365 data sheets. Singles, duals, and quads of each amplifier are available.

T, LTC and LT are registered trademarks of Linear Technology Corporation. C-Load is a trademark of Linear Technology Corporation

## **TYPICAL APPLICATION**



#### $A_V = -1$ Large-Signal Response



1354 TA02




# ABSOLUTE MAXIMUM RATINGS

 Specified Temperature Range (Note 6) ...  $-40^{\circ}$ C to  $85^{\circ}$ C Maximum Junction Temperature (See Below)

Plastic Package	150°C
Storage Temperature Range	. −65°C to 150°C
Lead Temperature (Soldering, 10 sec).	300°C

# PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V		0.3	0.8	mV
			±5V		0.3	0.8	mV
			±2.5V		0.4	1.0	mV
l <sub>os</sub>	Input Offset Current		±2.5V to ±15V		20	70	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V		80	300	nA
e <sub>n</sub>	Input Noise Voltage	f = 10kHz	±2.5V to ±15V		10		nV/√Hz
i <sub>n</sub>	Input Noise Current	f = 10kHz	±2.5V to ±15V		0.6		pA/√Hz
R <sub>IN</sub>	Input Resistance	$V_{CM} = \pm 12V$	±15V	70	160		MΩ
		Differential	±15V		11		MΩ
C <sub>IN</sub>	Input Capacitance		±15V		3		pF
	Input Voltage Range +		±15V	12.0	13.4		V
			±5V	2.5	3.5		V
			±2.5V	0.5	1.1		V
	Input Voltage Range <sup>–</sup>		±15V		-13.2	-12.0	V
			±5V		-3.4	-2.5	V
			±2.5V		-0.9	-0.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	80	97		dB
		$V_{CM} = \pm 2.5 V$	±5V	78	84		dB
		$V_{CM} = \pm 0.5 V$	±2.5V	68	75		dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.5 V$ to $\pm 15 V$		92	106		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 1k$	±15V	12	36		V/mV
		$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	5	15		V/mV
		$V_{OUT} = \pm 2.5 V, R_{L} = 1 k$	±5V	12	36		V/mV
		$V_{OUT} = \pm 2.5 V, R_L = 500 \Omega$	±5V	5	15		V/mV
		$V_{OUT} = \pm 2.5 V, R_L = 150 \Omega$	±5V	1	4		V/mV
		$V_{OUT} = \pm 1 V, R_L = 500 \Omega$	±2.5V	5	20	[	V/mV



# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN TYP MAX	UNITS
V <sub>OUT</sub>	Output Swing	$ \begin{array}{l} {R_L = 1k,V_{IN} = \pm 40mV} \\ {R_L = 500\Omega,V_{IN} = \pm 40mV} \\ {R_L = 500\Omega,V_{IN} = \pm 40mV} \\ {R_L = 150\Omega,V_{IN} = \pm 40mV} \\ {R_L = 500\Omega,V_{IN} = \pm 40mV} \end{array} $	±15V ±15V ±5V ±5V ±2.5V	13.3 13.8   12.0 12.5   3.5 4.0   2.5 3.1   1.3 1.7	±V ±V ±V ±V ±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12V$ $V_{OUT} = \pm 2.5V$	±15V ±5V	24.0 30 16.7 25	mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	30 42	mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 3)	±15V ±5V	200 400 70 120	V/µs V/µs
	Full Power Bandwidth	10V Peak, (Note 4) 3V Peak, (Note 4)	±15V ±5V	6.4 6.4	MHz MHz
GBW	Gain-Bandwidth	f = 200kHz, R <sub>L</sub> = 2k	±15V ±5V ±2.5V	9.0 12.0 7.5 10.5 9.0	MHz MHz MHz
t <sub>r</sub> , t <sub>f</sub>	Rise Time, Fall Time	A <sub>V</sub> = 1, 10%-90%, 0.1V	±15V ±5V	14 17	ns ns
	Overshoot	A <sub>V</sub> = 1, 0.1V	±15V ±5V	20 18	% %
	Propagation Delay	50% V <sub>IN</sub> to 50% V <sub>OUT</sub> , 0.1V	±15V ±5V	16 19	ns ns
t <sub>s</sub>	Settling Time	$\begin{array}{c} 10V \; Step, \; 0.1\%, \; A_V = -1 \\ 10V \; Step, \; 0.01\%, \; A_V = -1 \\ 5V \; Step, \; 0.1\%, \; A_V = -1 \\ 5V \; Step, \; 0.01\%, \; A_V = -1 \end{array}$	±15V ±15V ±5V ±5V	230 280 240 380	ns ns ns ns
	Differential Gain	f = 3.58MHz, A <sub>V</sub> = 2, R <sub>L</sub> = 1k	±15V ±5V	2.2 2.1	% %
	Differential Phase	f = 3.58MHz, A <sub>V</sub> = 2, R <sub>L</sub> = 1k	±15V ±5V	3.1 3.1	Deg Deg
R <sub>0</sub>	Output Resistance	$A_{V} = 1, f = 100 kHz$	±15V	0.7	Ω
I <sub>S</sub>	Supply Current		±15V ±5V	1.0 1.25 0.9 1.20	mA mA

#### $0^{\circ}C \leq T_A \leq 70^{\circ}C, \ V_{CM}$ = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V ±5V ±2.5V	•			1.0 1.0 1.2	mV mV mV
	Input V <sub>OS</sub> Drift	(Note 5)	±2.5V to ±15V	•		5	8	μV/°C
I <sub>OS</sub>	Input Offset Current		±2.5V to ±15V	•			100	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V	•			450	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	•	79 77 67			dB dB dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±2.5V to ±15V		•	90			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{c} V_{0UT} = \pm 12V, \ R_L = 1k \\ V_{0UT} = \pm 10V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 1k \\ V_{0UT} = \pm 2.5V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 150\Omega \\ V_{0UT} = \pm 1V, \ R_L = 500\Omega \end{array}$	±15V ±15V ±5V ±5V ±5V ±5V ±2.5V	• • • •	10.0 3.3 10.0 3.3 0.6 3.3			V/mV V/mV V/mV V/mV V/mV V/mV



# $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \quad 0^{\circ}C \leq T_A \leq 70^{\circ}C, \ V_{CM} = 0V \ \text{unless otherwise noted}.$

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	TYP	MAX	UNITS
V <sub>OUT</sub>	Output Swing	$ \begin{array}{l} R_L = 1k, \ V_{IN} = \pm 40mV \\ R_L = 500\Omega, \ V_{IN} = \pm 40mV \\ R_L = 500\Omega, \ V_{IN} = \pm 40mV \\ R_L = 150\Omega, \ V_{IN} = \pm 40mV \\ R_L = 150\Omega, \ V_{IN} = \pm 40mV \\ R_L = 500\Omega, \ V_{IN} = \pm 40mV \end{array} $	±15V ±15V ±5V ±5V ±2.5V	•	13.2 11.5 3.4 2.3 1.2			±V ±V ±V ±V ±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 11.5V$ $V_{OUT} = \pm 2.3V$	±15V ±5V	•	23.0 15.3			mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	•	24			mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 3)	±15V ±5V	•	150 60			V/µs V/µs
GBW	Gain-Bandwidth	f = 200kHz, R <sub>L</sub> = 2k	±15V ±5V	•	7.5 6.0			MHz MHz
I <sub>S</sub>	Supply Current		±15V ±5V	•			1.45 1.40	mA mA

$-40^\circ C \leq T_A \leq 85^\circ C$	, V <sub>CM</sub> = 0V (	unless otherwise	noted. (Note 6)
--	--------------------------	------------------	-----------------

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V ±5V ±2.5V	•			1.5 1.5 1.7	mV mV mV
	Input V <sub>OS</sub> Drift	(Note 5)	±2.5V to ±15V	•		5	8	μV/°C
I <sub>OS</sub>	Input Offset Current		±2.5V to ±15V	•			200	nA
IB	Input Bias Current		±2.5V to ±15V	•			550	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	•	78 76 66			dB dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±2.5V to ±15V		•	90			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$ \begin{array}{l} V_{OUT} = \pm 12V, \ R_L = 1k \\ V_{OUT} = \pm 10V, \ R_L = 500\Omega \\ V_{OUT} = \pm 2.5V, \ R_L = 1k \\ V_{OUT} = \pm 2.5V, \ R_L = 500\Omega \\ V_{OUT} = \pm 2.5V, \ R_L = 150\Omega \\ V_{OUT} = \pm 1V, \ R_L = 500\Omega \end{array} $	±15V ±15V ±5V ±5V ±5V ±2.5V	• • • •	7.0 1.7 7.0 1.7 0.4 1.7			V/mV V/mV V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Swing	$ \begin{array}{l} R_L = 1k,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 150\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ \end{array} $	±15V ±15V ±5V ±5V ±2.5V	• • • •	13.0 11.0 3.4 2.1 1.2			V± V±V ±V ±V ±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 11V$ $V_{OUT} = \pm 2.1V$	±15V ±5V	•	22 14			mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	٠	23			mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 3)	±15V ±5V	•	120 50			V/µs V/µs
GBW	Gain Bandwith	f = 200kHz, R <sub>L</sub> = 2k	±15V ±5V	•	7.0 5.5			MHz MHz
I <sub>S</sub>	Supply Current		±15V ±5V	•			1.50 1.45	mA mA

4

## **ELECTRICAL CHARACTERISTICS**

The  ${\ensuremath{\bullet}}$  denotes specifications that apply over the full specified temperature range.

**Note 1:** Differential inputs of  $\pm 10V$  are appropriate for transient operation only, such as during slewing. Large, sustained differential inputs will cause excessive power dissipation and may damage the part. See Input Considerations in the Applications Information section of this data sheet for more dutails.


**Note 2**: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

**Note 3**: Slew rate is measured between  $\pm 10V$  on the output with  $\pm 6V$  input for  $\pm 15V$  supplies and  $\pm 1V$  on the output with  $\pm 1.75V$  input for  $\pm 5V$  supplies. **Note 4**: Full power bandwidth is calculated from the slew rate measurement: FPBW = SR/2 $\pi$ V<sub>P</sub>.


Note 5: This parameter is not 100% tested.

**Note 6**: The LT1354 is designed, characterized and expected to meet these extended temperature limits, but is not tested at  $-40^{\circ}$ C and at 85°C. Guaranteed I grade parts are available; consult factory.


### TYPICAL PERFORMANCE CHARACTERISTICS





Downloaded from Elcodis.com electronic components distributor




**Output Short-Circuit Current vs** Temperature







Settling Time vs Output Step (Noninverting)



Gain and Phase vs Frequency

PHASE

= ±15V

1M

FREQUENCY (Hz)

٧c +15

10M

= +5V

120

100

80

20

0

100M

1354 G14

70

60

50

40

20

10

0

GAIN

T<sub>A</sub> = 25°C


1.1.111

 $R_F = R_G = 2k$ 


100k

 $A_{V} = -1$ 


٧s ±5V




Settling Time vs Output Step (Inverting)




**Gain-Bandwidth and Phase Margin vs Supply Voltage** 

















2nd and 3rd Harmonic Distortion vs Frequency









Differential Gain and Phase vs Supply Voltage








**Capacitive Load Handling** 




Small-Signal Transient  $(A_V = -1, C_L = 1000 pF)$ 



1354 TA33




8



### **APPLICATIONS INFORMATION**

The LT1354 may be inserted directly into many high speed amplifier applications improving both DC and AC performance, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1354 is shown below.



#### **Layout and Passive Components**

The LT1354 amplifier is easy to apply and tolerant of less than ideal layouts. For maximum performance (for example fast settling time) use a ground plane, short lead lengths, and RF-quality bypass capacitors ( $0.01\mu$ F to  $0.1\mu$ F). For high drive current applications use low ESR bypass capacitors ( $1\mu$ F to  $10\mu$ F tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or oscillations. For feedback resistors greater than  $5k\Omega$ , a parallel capacitor of value

$$C_F > (R_G \bullet C_{IN})/R_F$$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used,  $C_F$  should be greater than or equal to  $C_{IN}$ .

#### **Capacitive Loading**

The LT1354 is stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small-signal response with 1000pF load shows 43% peaking. The large signal response with a 10,000pF load shows the output slew rate being limited to 5V/µs by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75 $\Omega$ ) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.



## APPLICATIONS INFORMATION

#### **Input Considerations**

Each of the LT1354 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on NPN/PNP beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

The inputs can withstand transient differential input voltages up to 10V without damage and need no clamping or source resistance for protection. Differential inputs, however, generate large supply currents (tens of mA) as required for high slew rates. If the device is used with sustained differential inputs, the average supply current will increase, excessive power dissipation will result and the part may be damaged. The part should not be used as a comparator, peak detector or other open-loop application with large, sustained differential inputs. Under normal, closed-loop operation, an increase of power dissipation is only noticeable in applications with large slewing outputs and is proportional to the magnitude of the differential input voltage and the percent of the time that the inputs are apart. Measure the average supply current for the application in order to calculate the power dissipation.

#### **Power Dissipation**

The LT1354 combines high speed and large output drive in a small package. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature ( $T_J$ ) is calculated from the ambient temperature ( $T_A$ ) and power dissipation ( $P_D$ ) as follows:

LT1354CN8:  $T_J = T_A + (P_D \bullet 130^{\circ}C/W)$ LT1354CS8:  $T_J = T_A + (P_D \bullet 190^{\circ}C/W)$ 

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of

either supply voltage (or the maximum swing if less than 1/2 supply voltage). Therefore  $\mathsf{P}_{\mathsf{DMAX}}$  is:

 $P_{DMAX} = (V^+ - V^-)(I_{SMAX}) + (V^+/2)^2/R_L$ 

Example: LT1354CS8 at 70°C,  $V_S = \pm 15V$ ,  $R_L = 100\Omega$ (Note: the minimum short-circuit current at 70°C is 24mA, so the output swing is guaranteed only to 2.4V with 100 $\Omega$ .)

 $P_{DMAX} = (30V \bullet 1.45mA) + (15V - 2.4V)(24mA) = 346mW$ 

 $T_{JMAX} = 70^{\circ}C + (346 \text{mW} \cdot 190^{\circ}\text{C/W}) = 136^{\circ}\text{C}$ 

#### **Circuit Operation**


The LT1354 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive an  $800\Omega$  resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1354 is tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance

### **APPLICATIONS INFORMATION**


slows down the amplifier which improves the phase margin by moving the unity gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

#### SIMPLIFIED SCHEMATIC



PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.




N8 Package

\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)




Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.


#### PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.



# TYPICAL APPLICATIONS



100kHz, 4th Order Butterworth Filter (Sallen-Key)



### **RELATED PARTS**

BW = 120kHz

TRIM R1 FOR COMMON MODE REJECTION

PART NUMBER	DESCRIPTION	COMMENTS
LT1355/LT1356	Dual/Quad 1mA, 12MHz, 400V/µs Op Amp	Good DC Precision, Stable with All Capacitive Loads
LT1357	2mA, 25MHz, 600V/µs Op Amp	Good DC Precision, Stable with All Capacitive Loads
LT1358/LT1359	Dual/Quad 2mA, 25MHz, 600V/µs Op Amp	Good DC Precision, Stable with All Capacitive Loads

1354 TA03

