## feATURES

- Receives Multiple IR Modulation Methods
- Low Noise, High Speed Preamp: 2pA//Hz, 7MHz
- Low Frequency Ambient Rejection Loops
- Dual Gain Channels: 8MHz, 400V/V
- 25 ns and 60 ns Comparators
- 16-Lead SO Package
- 5V Single Supply Operation
- Supply Current: 14 mA
- Shutdown Supply Current: $500 \mu \mathrm{~A}$
- External Comparator Threshold Setting


## MODULATION STANDARDS

- IRDA: SIR, FIR
- Sharp/Newton
- TV Remote
- High Data Rate Modulation Methods


## DESCRIPTIOn

The $\mathrm{LT}^{\circledR} 1319$ is a general purpose building block that contains all the circuitry necessary to transform modulated photodiode signals back to digital signals. The circuit's flexibility permits it to receive multiple modulation methods. A low noise, high frequency preamplifier performs a current-to-voltage conversion while rejecting low frequency ambient interference with an AC coupling loop. Two separate high impedance filter buffer inputs are provided so that off-chip filtering can be tailored for specific modulation schemes. The filter buffers drive separate differential gain stages that end in comparators with internal hysteresis. The comparator thresholds are adjustable externally by the current into Pin 11. One channel has a high speed $25 n s$ comparator required for high data rates. The second channel's comparator has a 60 ns response time and is well suited to more modest data rates. A power saving shutdown feature is useful in portable applications.

For IRDA 4PPM contact the LTC Marketing Department.
$\mathbf{\triangle Y}$, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION

IRDA and Sharp/Newton Data Receiver


ABSOLUTE MAXIMUM RATINGS
Total Supply Voltage (VCC to GND) ........................... 6V
Differential Voltage (Any Two Pins) 6 V
Maximum Junction Temperature ......................... $150^{\circ} \mathrm{C}$
Operating Temperature Range .................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Specified Temperature Range ..................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $\qquad$ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION


Consult factory for Industrial or Military grade parts.

## ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{15}=5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{12}=0 \mathrm{~V}, \mathrm{~V}_{6}=\mathrm{V}_{8}=\mathrm{V}_{14}=2 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Preamp Input Offset Voltage | V (Pin 2) - V (Pin 5) |  | 4 | 15 | mV |
|  | Preamp Output Offset Voltage | $V($ Pin 4$)-V(\operatorname{Pin} 5)$ |  | 10 | 25 | mV |
|  | Preamp Loop Offset Voltage | $V($ Pin 3$)-V(\operatorname{Pin} 5)$ | 50 | 150 | 250 | mV |
|  | High Gain Loop Offset Voltage | $V(\operatorname{Pin} 9)-V(\operatorname{Pin} 5)$ | 600 | 800 | 950 | mV |
|  | Low Gain Loop Offset Voltage | $V($ Pin 7$)-\mathrm{V}(\operatorname{Pin} 5)$ | 600 | 800 | 950 | mV |
| A ${ }_{\text {VP }}$ | Preamp Transimpedance | $\pm 10 \mu \mathrm{~A}$ Into Pin 2, Measure $\Delta V$ (Pin 4), Fix Pin 3 | 10 | 15 | 17 | k $\Omega$ |
|  | Preamp Output Swing, Positive | $100 \mu \mathrm{~A}$ Out of Pin 2, Measure $\Delta V$ (Pin 4), Fix Pin 3 | $0.25$ | $0.4$ | $\begin{array}{r} 0.55 \\ -0.05 \end{array}$ | V |
| $\mathrm{BW}_{\mathrm{P}}$ | Preamp Bandwidth | $C(\operatorname{Pin} 3)=1 \mu \mathrm{~F}$, Mea |  | 7 |  | MHz |
| $\mathrm{i}_{\mathrm{n}}$ | Preamp Input Noise Current | $\mathrm{C}(\mathrm{Pin} 3)=1 \mu \mathrm{~F}, \mathrm{f}=10 \mathrm{kHz}$ |  | 2 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  | Preamp Loop Rejection, Positive Preamp Loop Rejection, Negative | $50 \mu \mathrm{~A}$ Into Pin 2, Measure $\Delta \mathrm{V}$ (Pin 4) $50 \mu \mathrm{~A}$ Out of Pin 2, Measure $\Delta \mathrm{V}$ (Pin 4) | $\begin{aligned} & -3 \\ & -3 \end{aligned}$ | $\begin{array}{r} \hline-1 \\ 1 \end{array}$ | $\begin{aligned} & \hline 3 \\ & 3 \end{aligned}$ | mV mV |
|  | Preamp Loop Output Current, Positive Preamp Loop Output Current, Negative | 100 $\mu \mathrm{A}$ Out of Pin 2, Measure I (Pin 3), (Note 1) 100 u Into Pin 2, Measure I (Pin 3), (Note 1) | $\begin{array}{r} \hline-150 \\ 50 \end{array}$ | $\begin{array}{r} \hline-100 \\ 100 \end{array}$ | $\begin{aligned} & -50 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| V BIAS | Bias Voltage | V (Pin 5) | 1.7 | 1.9 | 2.1 | V |
| V BYPASS | Bypass Voltage | V (Pin 16) | 4.75 | 4.9 | 4.95 | V |
| $\mathrm{I}_{\mathrm{B}}$ | Filter Buffer Input Bias Current | I (Pin 6), I (Pin 8) | 0.1 | 0.5 | 1.4 | $\mu \mathrm{A}$ |
| R | Filter Buffer Input Resistance | $\Delta V=0.1 \mathrm{~V}$, Measure $\Delta \mathrm{I}_{\mathrm{B}}$ Pin 6, Pin 8 |  | 40 |  | $\mathrm{M} \Omega$ |
|  | Gain Stage Loop Rejection, Positive Gain Stage Loop Rejection, Negative | $\Delta V=50 \mathrm{mV}$ (Pin 6, Pin 8), Measure $\Delta V($ Pin 7, Pin 9) $\Delta \mathrm{V}=-50 \mathrm{mV}$ (Pin 6, Pin 8), Measure $\Delta \mathrm{V}($ Pin 7, Pin 9$)$ | $\begin{array}{r} 0.33 \\ -0.57 \end{array}$ | $\begin{array}{r} 0.45 \\ -0.45 \end{array}$ | $\begin{array}{r} 0.57 \\ -0.33 \end{array}$ | V |
| AVG | Gain Stages Voltage Gain | (Note 2) |  | 400 |  | V/V |
| $\overline{B W}_{G}$ | Gain Stages Bandwidth | $\mathrm{C}($ Pin 7$)=\mathrm{C}($ Pin 9$)=1 \mu \mathrm{~F}$ |  | 8 |  | MHz |
| $\mathrm{tr}_{\mathrm{r}}$ | Fast Comparator Response Time Slow Comparator Response Time | 10 mV Overdrive 10mV Overdrive |  | $\begin{aligned} & 25 \\ & 60 \end{aligned}$ |  | ns |
| $\overline{\text { VHYS }}$ | Fast Comparator Hysteresis Voltage Slow Comparator Hysteresis Voltage | (Note 3) (Note 3) |  | $\begin{aligned} & \hline 35 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\overline{\mathrm{V}_{\mathrm{OH}}}$ | Fast Comparator Output High Voltage Slow Comparator Output High Voltage | $\begin{aligned} & \Delta \mathrm{V}(\text { Pin } 9)=-200 \mathrm{mV}, 1 \mathrm{~mA} \text { Out of Pin } 10 \text { (Note 4) } \\ & \Delta \mathrm{V}(\text { Pin } 7)=-200 \mathrm{mV}, 0.1 \mathrm{~mA} \text { Out of Pin } 13 \text { (Note 4) } \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 24 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 3.9 \end{aligned}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Fast Comparator Output Low Voltage Slow Comparator Output Low Voltage | $\begin{aligned} & \Delta V(\text { Pin } 9)=200 \mathrm{mV}, 800 \mu \mathrm{~A} \text { Into Pin } 10 \\ & \Delta \mathrm{~V}(\text { Pin } 7)=200 \mathrm{mV}, 800 \mu \mathrm{~A} \text { Into Pin } 13 \end{aligned}$ |  | $\begin{aligned} & 0.35 \\ & 0.39 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | V |

## €LECTRICAL CHARACTERISTICS

## $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{15}=5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{12}=\mathrm{V}, \mathrm{V}_{6}=\mathrm{V}_{8}=\mathrm{V}_{14}=2 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Threshold Transimpedance | 100 A A Into Pin 11 (Note 5) |  | 2 |  | k $\Omega$ |
| $\mathrm{V}_{\text {TH }}$ | Threshold External Voltage | 100 A A Into Pin 11, V (Pin 11) | 0.8 | 0.9 | 1.2 | V |
| $\mathrm{V}_{\text {IH }}$ | Shutdown Input High Voltage |  | 2 |  |  | V |
| VIL | Shutdown Input Low Voltage |  |  |  | 0.8 | V |
| $\underline{I_{H}}$ | Shutdown Input High Current | $\mathrm{V}($ Pin 14$)=2.4 \mathrm{~V}$ | -140 | -60 | -10 | $\mu \mathrm{A}$ |
| ILL | Shutdown Input Low Current | $\mathrm{V}($ Pin 14) $=0.4 \mathrm{~V}$ | -400 | -260 | -130 | $\mu \mathrm{A}$ |
| $I_{S}$ | Supply Current | $V($ Pin 14) $=2 \mathrm{~V}$ | 10 | 14 | 18 | mA |
| ISHDN | Supply Current in Shutdown | $\mathrm{V}($ Pin 14$)=0.8 \mathrm{~V}, \mathrm{~V}(\operatorname{Pin} 6)=\mathrm{V}($ Pin 8$)=0 \mathrm{~V}$ | 300 | 500 | 800 | $\mu \mathrm{A}$ |

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{15}=5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{12}=\mathbf{0 V}, \mathrm{V}_{6}=\mathrm{V}_{8}=\mathrm{V}_{14}=2 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Preamp Input Offset Voltage | V (Pin 2) - V (Pin 5) |  | 4 | 17 | mV |
|  | Preamp Output Offset Voltage | $V($ Pin 4$)-V(\operatorname{Pin} 5)$ |  | 10 | 27 | mV |
|  | Preamp Loop Offset Voltage | $V($ Pin 3$)-V($ Pin 5$)$ | 30 | 150 | 350 | mV |
|  | High Gain Loop Offset Voltage | $V($ Pin 9$)-V($ Pin 5$)$ | 400 | 800 | 1200 | mV |
|  | Low Gain Loop Offset Voltage | $V($ Pin 7$)-\mathrm{V}$ (Pin 5) | 400 | 800 | 1200 | mV |
| A ${ }_{\text {VP }}$ | Preamp Transimpedance | $\pm 10 \mu \mathrm{~A}$ Into Pin 2, Measure $\Delta \mathrm{V}$ (Pin 4) | 8.5 | 15 | 18.5 | k $\Omega$ |
|  | Preamp Output Swing, Positive Preamp Output Swing, Negative | $100 \mu \mathrm{~A}$ Out of Pin 2, Measure $\Delta V$ (Pin 4) $100 \mu \mathrm{~A}$ Into Pin 2, Measure $\Delta V$ (Pin 4) | $\begin{array}{r} 0.2 \\ -0.6 \end{array}$ | $\begin{array}{r} 0.4 \\ -0.4 \end{array}$ | $\begin{array}{r} 0.6 \\ -0.2 \end{array}$ |  |
|  | Preamp Loop Rejection, Positive | $50 \mu \mathrm{~A}$ Into Pin 2, Measure $\Delta \mathrm{V}$ (Pin 4) | -3.5 | -1 | 3.5 | mV |
|  | Preamp Loop Rejection, Negative | $50 \mu \mathrm{~A}$ Out of Pin 2, Measure $\Delta \mathrm{V}$ (Pin 4) | -3.5 | 1 | 3.5 | mV |
|  | Preamp Loop Output Current, Positive | 100 $\mu$ A Out of Pin 2, Measure I (Pin 3), (Note 1) | -160 | -100 | -40 | $\mu \mathrm{A}$ |
|  | Preamp Loop Output Current, Negative | 100 $\mu$ A Into Pin 2, Measure I (Pin 3), (Note 1) | 40 | 100 | 160 | $\mu \mathrm{A}$ |
| V ${ }_{\text {BIAS }}$ | Bias Voltage | V (Pin 5) | 1.5 | 1.9 | 2.3 | V |
| V BYPASS | Bypass Voltage | V ( $\operatorname{Pin} 16)$ | 4.7 | 4.9 | 4.97 | V |
| $\mathrm{I}_{\mathrm{B}}$ | Filter Buffer Input Bias Current | I (Pin 6), I (Pin 8) | 0.05 | 0.5 | 1.6 | $\mu \mathrm{A}$ |
|  | Gain Stage Loop Rejection, Positive Gain Stage Loop Rejection, Negative | $\Delta V=50 \mathrm{mV}($ Pin 6, Pin 8$)$, Measure $\Delta V($ Pin 7, Pin 9) $\Delta V=-50 \mathrm{mV}$ (Pin 6, Pin 8), Measure $\Delta V($ Pin 7 , Pin 9) | $\begin{array}{r} 0.3 \\ -0.6 \end{array}$ | $\begin{array}{r} 0.45 \\ -0.45 \end{array}$ | $\begin{array}{r} 0.6 \\ -0.3 \end{array}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Fast Comparator Output High Voltage Slow Comparator Output High Voltage | $\begin{aligned} & \Delta \mathrm{V}(\text { Pin } 9)=-200 \mathrm{mV}, 1 \mathrm{~mA} \text { Out of Pin } 10 \text { (Note 4) } \\ & \Delta \mathrm{V}(\text { Pin } 7)=-200 \mathrm{mV}, 0.1 \mathrm{~mA} \text { Out of Pin } 13 \text { (Note 4) } \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 3.9 \end{aligned}$ |  |  |
| $\mathrm{V}_{0}$ | Fast Comparator Output Low Voltage Slow Comparator Output Low Voltage | $\begin{aligned} & \Delta \mathrm{V}(\text { Pin } 9)=200 \mathrm{mV}, 800 \mu \mathrm{~A} \text { Into Pin } 10 \\ & \Delta \mathrm{~V}(\text { Pin } 7)=200 \mathrm{mV}, 800 \mu \mathrm{~A} \text { Into Pin } 13 \end{aligned}$ |  | $\begin{aligned} & 0.35 \\ & 0.39 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | V |
| $\mathrm{V}_{\text {TH }}$ | Threshold External Voltage | 100 $\mu \mathrm{A}$ Into Pin 11, V (Pin 11) | 0.7 | 0.9 | 1.3 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Shutdown Input High Voltage |  | 2 |  |  | $V$ |
| VIL | Shutdown Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\text {H }}$ | Shutdown Input High Current | $\mathrm{V}($ Pin 14) $=2.4 \mathrm{~V}$ | -160 | -60 | 0 | $\mu \mathrm{A}$ |
| ${ }_{\text {ILI }}$ | Shutdown Input Low Current | $\mathrm{V}($ Pin 14) $=0.4 \mathrm{~V}$ | -450 | -260 | -80 | $\mu \mathrm{A}$ |
| Is | Supply Current | $\mathrm{V}($ Pin 14) $=2 \mathrm{~V}$ | 9 | 14 | 20 | mA |
| ISHDN | Supply Current in Shutdown | $\mathrm{V}($ Pin 14) $=0.8 \mathrm{~V}, \mathrm{~V}(\operatorname{Pin} 6)=\mathrm{V}($ Pin 8$)=0 \mathrm{~V}$ | 200 | 500 | 900 | $\mu \mathrm{A}$ |

Note 1: Measure V (Pin 3) without input current for Pin 2. Force Pin 3 to this measured voltage (which disables the preamp loop). Measure the current into and out of Pin 3 when Pin 2 is driven.
Note 2: The gain is the differential voltage at the comparator inputs divided by the differential voltage between the filter buffer output and $V_{\text {BIAS }}$. This parameter is not tested.
Note 3: Hysteresis is the difference in comparator trip point measured when the output is high and when the output is low. This parameter is not tested.

Note 4: Measure V (Pin 7) and V (Pin 9). Force these voltages to 200 mV below their nominal value to switch the comparators high.
Note 5: The current into Pin 11 is multiplied by 4 and then applied to a $500 \Omega$ resistor on the positive comparator inputs. The threshold is I (Pin 11) • $4 \cdot 500 \Omega$.

## TYPICAL PERFORMANCG CHARACTERISTICS



## CIRCUIT DESCRIPTION

The LT1319 is a general purpose low noise, high speed, high gain, infrared receiver designed to easily provide IR communications with portable computers, PDAs, desktop computers and peripherals. The receiver takes the photocurrent from an infrared photodiode (Siemens BPW34FA or Temic BPV22NF) and performs a current-to-voltage conversion. After external filtering that is tailored for the desired communication standard, two filter buffers are provided. There are dual gain chains with nominal gain of 400V/V that feed internal comparators with hysteresis. The comparator thresholds are set externally with a current into the $\mathrm{V}_{\text {TH }}$ pin. The high frequency comparator has a response time of 25 ns and is well-suited to high data rates.

The low frequency comparator responds in 60ns and is useful for more modest data rates such as Sharp/Newton and IRDA-SIR. The circuitalso contains shutdown circuitry to reduce power consumption. Rejection of ambient interference is accomplished with AC coupling loops around the preamp and the two gain stages. The rejection frequency is set with an internal resistor and an external capacitor to ground. This feature allows changing of the break frequency by simply switching in additional capacitors. To aid in rejection of power supply noise there is internal supply regulation and a fully differential topology after the filter buffers.

## BLOCK DIAGRAM



# APPLICATIONS Information 

Layout and Passive Components

The LT1319 requires careful layout techniques to minimize parasitic signal coupling to the preamp input. A sample board layout for the circuit on the first page is shown in the Typical Application section. The lead lengths on the photodiode must be as short as possible to Pin 2. Shielding is recommended over the entire circuit. A ground plane must be used and connected to Pin 1. The ground plane should extend under the package and surround Pins 1 to 9 and Pin 16. A single point connection should be made to the ground plane at Pin 12 (DIG_GND). The leads on Pins 6 and 8 should be short to prevent pickup into the gain stages. The comparator output leads (Pins 10 and 13) should be as short as possible to minimize coupling back to the input via parasitic capacitance.
Capacitance on Pin 10 should be minimized as the comparator output is pulled up by an internal 5 k resistor. The associated digital circuitry should be located on the opposite side of the PC board from the LT1319 or separated as much as possible if on the same side of the board. Filter components should be located on the analog ground side of the package. Bypass capacitors should be used on Pins $5,11,15$ and 16 for best supply rejection.

## Preamp

The LT1319 preamp is a low noise, high speed current-tovoltage converter that has been optimized for an input capacitance of 30 pF (which corresponds to the capacitance of the above-mentioned photodiodes with approximately 2 V of back bias). A range of 0 pF to 50 pF is acceptable. The amplifier obtains high bandwidth by providing a low impedance input so that the input current is not filtered by the photodiode capacitance.
The dynamic range of the circuit will be limited at the low end by the input-referred current noise of the preamplifier and the desired signal-to-noise ratio. At the other extreme of the dynamic range for very large inputsignals, the output of the preamp is clamped by Schottky diodes across the feedback resistor.

The noise bandwidth is shaped by filtering at the output of the preamplifier and by the AC coupling loop. The input capacitance causes noise peaking for high bandwidth applications. Noise peaking can be explained by consider-
ing the voltage noise gain. Referring to the Block Diagram, at frequencies beyond the corner frequency of the AC coupling loop, the preamp is in a noise gain of 2.5 due to the ratio of $\left(R_{F B}+R_{L 1}\right) / R_{L 1}$. At high frequencies the input capacitance approaches the same impedance as $R_{L 1}$ so the noise gain increases. For example, at 500 kHz the 30 pF input capacitance looks like $10.6 \mathrm{k} \Omega$ which increases the noise gain to almost 4. The preamp is compensated to provide a flat current-to-voltage frequency response with a -3 dB corner at 7 MHz . The input current noise peaks up considerably if full bandwidth is used. To obtain best noise performance, the output of the preamp should be filtered to the minimum bandwidth required for the desired modulation scheme. The graph of input-referred noise versus lowpass filtering on the preamp output shows the noise penalty for higher bandwidths.

## AC Coupling Loops

There are three AC loops in the circuit that reject low frequency inputs. The first loop is around the preamp and provides rejection of ambient light sources. The operation can be explained by looking at the Block Diagram. For low frequency signals the transconductance amplifier, GM1, compares the preamp output to the $\mathrm{V}_{\text {BIAS }}$ voltage. This differential voltage is transformed into a current that is fed into the high impedance node at Pin 3 and transformed back to a voltage. There is a voltage gain of approximately 60 dB to this point which is then buffered to drive a 10k resistor that is connected back to the input of the preamp. This high gain loop attenuates the effect of low frequency signals by the amount of the loop gain times the ratio of $R_{L 1}$ to $R_{F B}(i . e ., 1000 \mathrm{~V} / \mathrm{V} \cdot 15 / 10=1500)$. For higher frequencies the attenuation decreases due to the external capacitor on Pin 3. At frequencies beyond where the loop gain equals 10/15, signals are no longer attenuated. This high frequency cutoff is at:

$$
f=(15 / 10) /\left(2 \pi \cdot 4 \mathrm{k} \Omega \cdot \mathrm{C}_{\text {PIN } 3}\right)
$$

where $1 /(4 \mathrm{k} \Omega)$ is the transconductance of the loop amplifier. For example, if $\mathrm{C}_{\text {PIN } 3}=300 \mathrm{pF}$, the highpass frequency is 200 kHz which can aid in rejection of a wide range of ambient interference.

The other two loops operate similarly around the gain stages and also provide low frequency rejection. In addi-

APPLLCATIONS INFORMATION
tion, the loops around the gain stages provide an accurate DC threshold setting for the comparators. At DC, the loops force the differential voltages at the output of the gain stages to zero. The comparator threshold is set by the currents provided by the $\mathrm{V}_{\text {TH }}$ generator through the $500 \Omega$ resistors $\mathrm{R}_{\mathrm{C} 1}$ and $\mathrm{R}_{\mathrm{C3}}$. These currents are equal to 4 times the current into Pin 11. For $100 \mu A$ into Pin 11, the comparator thresholds are nominally 200 mV .

## Power Supply Rejection and Biasing

The LT1319 has very high gain and bandwidth so great care is taken to reduce false output transitions due to power supply noise. As a first step the $\mathrm{V}_{\text {CC }}$ input is regulated down to approximately 4 V to power all the analog sections of the circuit which are also tied to Analog Ground (Pin 1) as is the substrate of the die. Additionally, the internal 4 V is bypassed at Pin 16. The digital circuitry (the comparators and shutdown logic) is powered directly off of $V_{C C}$ and is returned to Digital Ground (Pin 12). To provide a clean bias point for the preamp, filter buffers and the gain stages, a 1.9 V reference is generated from the 4 V rail and is bypassed at Pin 5. The gain stages are pure differential designs which inherently reject supply variations.

## Filtering

Filtering is needed for two main reasons: sensitivity and ambient rejection. Lowpass filtering is needed to limit the bandwidth in order to minimize the noise. Low noise permits reliable detection of smaller input signals over a larger distance. Highpass filtering is used to reject interfering ambient signals. Interference includes low frequency sources of infrared light such as sunlight, incandescent lights, and ordinary fluorescent lights, as well as high frequency sources such as TV remote controls ( 40 kHz ) and high frequency fluorescent lighting ( 40 kHz to 80 kHz ).

The circuit topology allows for filtering between the preamplifier and the filter buffers as well as filtering with the three internal highpass loops. With two channels the filtering can be optimized for different modulation schemes. The high speed channel (with a 25ns comparator) is ideal for modulation schemes using frequencies above 1 MHz . Carrierbased methods as well as narrow pulse schemes can have superior ambient rejection by adding in a dedicated high-
pass filter network. The application on the first page of the data sheet is repeated in the Block Diagram and can be used to illustrate the filtering for IRDA-SIR and Sharp/Newton. The preamp highpass zero is set by GM1 and $\mathrm{C}_{\mathrm{F} 1}$. The break frequency is located at:

$$
\mathrm{f}=(15 \mathrm{k} \Omega / 10 \mathrm{k} \Omega) /(2 \pi \cdot 4 \mathrm{k} \Omega \cdot 10 \mathrm{nF})=6 \mathrm{kHz}
$$

On the low speed channel there is a lowpass filter at 800 kHz set by $R_{F 2}$ and $C_{F 3}$. The gain stage has a highpass filter set by GM2 and $\mathrm{C}_{\mathrm{F} 4}$ at approximately 500 kHz . The high speed channel has an LC tank circuit at 500 kHz with $Q=3$ set by $\mathrm{R}_{\mathrm{F} 1}$. The high speed gain stage has a highpass characteristic set by GM3 and $\mathrm{C}_{F 5}$ with a break frequency of 1.1 kHz . These filters are suitable for the $1.6 \mu \mathrm{~s}$ pulses and up to 115 kBd data rates of IRDA-SIR on the slow channel. The fast channel is used for Sharp/Newton ASK Modulation with 500 kHz bursts at data rates up to 38.4 kBd .

A second circuit is shown in the Typical Applications section for IRDA SIR/FIR and Sharp. This circuit is Demo Board 54. The first filter is a preamp highpass loop set at 600 Hz by $\mathrm{C}_{\mathrm{F} 7}$ for IRDA or 180 kHz by $\mathrm{C}_{\mathrm{F} 1}$ for Sharp. Sharp modulation is run on the low speed channel and is next filtered by a tank circuit formed by $R_{F 2}, L_{F 1}$ and $\mathrm{C}_{\mathrm{F} 3}$ and centered at 500 kHz . $\mathrm{L}_{\mathrm{F} 1}$ also provides the DC bias for the filter buffer input. A final highpass for the lower speed channel is set by $\mathrm{C}_{\mathrm{F} 4}$ at 130 kHz . The high speed channel is used by IRDA SIR and FIR which use $1.6 \mu$ s and 220 ns wide pulses. A lowpass formed by $R_{F 1}$ and $C_{F 2}$ limit the noise bandwidth. The final highpass is set by $\mathrm{C}_{F 5}(2.5 \mathrm{MHz}$ for FIR) or $\mathrm{C}_{\mathrm{F6}}(450 \mathrm{kHz})$. The squelch circuit formed by Q1, Q2, Q3 and $R_{C 1}$ to $R_{C 6}$ extends the short range performance and will be discussed later.

In designing custom filters for different applications, the following guidelines should be used.

1. Limit the noise bandwidth with a lowpass filter that has a rise time equal to half the pulse width. For example, for $1 \mu s$ pulses a 700 kHz lowpass filter has a $10 \%$ to $90 \%$ rise time of $0.35 / 700 \mathrm{kHz}=500 \mathrm{~ns}$.
2. Limit the maximum highpass to $1 /(4 \bullet$ pulse width). For $1 \mu \mathrm{~s}$ pulses, $1 / 4 \mu \mathrm{~s}=250 \mathrm{kHz}$.
3. In setting the highpass filters, space the filters apart by a factor of 5 to 10 to reduce overshoot due to filter

## APPLICATIONS InFORMATION

interaction. Overshoot becomes especially important for high input levels because it can cause false pulses which may not be tolerated in certain modulation schemes. It is also more of a problem in modulation schemes such as IRDA-SIR and FIR where the duty cycle can get very low (i.e., transmitting data with lots of ones which are signaled with the absence of pulses). AC coupled receivers when faced with low duty cycle data set their thresholds close to the baseline DC level of the data stream which converts small overshoots into erroneously received pulses.
4. As a general rule, place the lowest frequency highpass around the preamp and the highest highpass around the gain stage or between the preamp and gain stage. The reason for this is again due to high signal levels where there can be slow photocurrent tails. The tail response can be filtered out by high enough frequency filters.
5. In all cases with custom filtering, or when modifying one of the applications presented in this data sheet, try the system over the full distance range with a full range of duty cycle data streams. Modulation methods with fixed or limited duty cycle are superior because they have little or no data dependent problems.

## Dynamic Range

The calculation of dynamic range can only be made in the context of a specific modulation scheme and with the system variations taken into account. The required information includes: minimum signal-to-noise ratio (or BER, Bit Error Rate requirement), photodiode capacitance at 1.9 V back bias, preamp noise spectrum, preamp output filtering, AC loop cutoff frequencies, modulation method, demodulation method including allowable pulse widths and the effect of missing or extra pulses, photodiode rise and fall times, and ambient interference. The best solution is to experimentally determine the maximum and minimum distances at which a desired BER is obtained. This measure of dynamic range is more meaningful in terms of the overall system than any analytic solution.
Using the IRDA-SIR modulation scheme as an example, however, we can illustrate how some limits on the required receiver/photodiode combination can be obtained. The minimum light intensity in the angular range is $40 \mathrm{~mW} / \mathrm{sr}$
which translates to a photodiode current as follows (using the BPW34FA data sheet specs):

$$
\begin{aligned}
\operatorname{IPD}(\mathrm{MIN})= & (40 \mathrm{~mW} / \mathrm{sr})\left(\frac{7 \mathrm{~mm}^{2}}{(1000 \mathrm{~mm})^{2}}\right) \cdot \\
& (0.65 \mathrm{~A} / \mathrm{W})(0.95)(0.95)=164 \mathrm{nA}
\end{aligned}
$$

The $7 \mathrm{~mm}^{2}$ term is the photodiode area. The 1000 mm is the distance from the light source. The $0.65 \mathrm{~A} / \mathrm{W}$ is the spectral sensitivity at 880 nm wavelength. The first 0.95 term is the relative sensitivity at 850 nm wavelength and the second term is the sensitivity at $15^{\circ}$ off axis. Similar calculations are detailed in the Infrared Data Association Serial Infrared (SIR) Physical Layer Link Specification, version 1.0. This minimum photocurrent implies that the input-referred noise current of the receiver be less than 13.7 nA rms for a bit error rate of $1 \mathrm{E}-9$. With an 800 kHz lowpass filter on the preamp output the LT1319 has approximately 3.6 nA rms of input-referred current noise. The maximum photodiode current at 20 mm , on-axis with $500 \mathrm{~mW} / \mathrm{sr}$ intensity:

$$
\begin{aligned}
\operatorname{IPD}(\operatorname{MAX})= & (500 \mathrm{~mW} / \mathrm{sr})\left(\frac{7 \mathrm{~mm}^{2}}{(20 \mathrm{~mm})^{2}}\right) \cdot \\
& (0.65 \mathrm{~A} / \mathrm{W})(0.95)=5.4 \mathrm{~mA}
\end{aligned}
$$

so we see that the dynamic range requirement is 90.4 dB . What is not obvious, however, is that the photodiode output current is not simply a pulse of current, there is a significant tail athigh current levels that has a time constant of more than $1 \mu \mathrm{~s}$ which can cause distortion in the output pulse width of the LT1319. This tail can be shown in the following photograph which shows the voltage across a 5 k resistor that is connected between the anode of a photodiode and ground. The cathode of the photodiode is connected to 2 V . There is a 2 pF Schottky diode across the resistor to clamp the voltage swing to less than 0.5 V . With about 30pF photodiode capacitance and 10 pF for an oscilloscope probe, any tail observed with a time constant greater than 210 ns is due to decaying photocurrent. The

## APPLICATIONS INFORMATION

first trace in the photograph shows the current with the photodiode 10 cm from a source with $100 \mathrm{~mW} / \mathrm{sr}$ intensity. At $200 \mathrm{mV} / \mathrm{div}$, there is about $40 \mu \mathrm{~A}$ of peak current and the decay is consistent with the 210 ns time constant. The lower trace shows the current with the photodiode 2 cm from the LEDs where the photodiode current is theoretically 25 times greater than at 10 cm . The voltage is clamped by the photodiode to nearly 0.4 V , but what is now noticeable is that there is a tail with a time constant a bit greater than $1 \mu \mathrm{~s}$. If the signal is AC coupled and has a low duty cycle, the waveform will be centered at the very bottom which can result in very wide output pulses. This issue will be discussed later in more detail and a method to circumvent it will be shown.

Photocurrent Waveforms


## Threshold Adjustment

The comparator thresholds are set by the current into Pin 11. The simplest method of setting this current is by a resistor, $\mathrm{R}_{\mathrm{T} 1}$ tied between Pin 11 and Pin $15\left(\mathrm{~V}_{\mathrm{CC}}\right)$. Pin 11 should be bypassed. The current is given by:

$$
I_{T H}=\frac{\left(\mathrm{V}_{\mathrm{CC}}-0.9 \mathrm{~V}\right)}{\left(\mathrm{R}_{T 1}+2 \mathrm{k} \Omega\right)}
$$

The threshold referred to the input of the filter buffer is:

$$
V_{T H}=\frac{I_{T H} \bullet 4 \cdot 500 \Omega}{400 \mathrm{~V} / \mathrm{V}}
$$

or nominally 0.68 mV for $\mathrm{R}_{T 1}=30 \mathrm{k}$. The largest practical value of $R_{T 1}$ is $39 k$. The limitation tends to be switching transients at the comparator outputs parasitically coupling to the FILTIN or FILTINL inputs and is layout dependent.

## Extending Short Range Performance

The short range performance of the LT1319 is normally limited by the photocurrent tail, but in some instances the peak current level cannot be supported by the output of the preamplifier and the input will sag at Pin 2. Typically the maximum input current is 6 mA . To increase this current to 20 mA or more, place an NPN transistor with its emitter tied to Pin 2, the base to Pin 4 and collector to the 5V supply. The choice of transistor is dependent on the bandwidth required for the preamp. The base-emitter capacitance of the transistor ( $\mathrm{C}_{\mathrm{JE}}$ ), is in parallel with the 15 k feedback resistor of the preamplifier and performs a lowpass filtering function. For modest data rates such as IRDA-SIR and Sharp/Newton a 2N3904 limits the bandwidth to 2MHz which is ample. For the highest data rates, a transistor with $\mathrm{f}_{\mathrm{T}}$ greater than 1 GHz is needed such as MMBR941LT1.

Another issue with large input signals is the photocurrent tail. When this tail is AC coupled and the data has a low duty cycle, the output pulse width can become so wide that it extends into the next bit interval. A highpass filter can reject this tail, but for the case of IRDA-SIR, rejecting the $1 \mu$ s time constant can cause rejection of the $1.6 \mu$ s pulse which leads to a loss of sensitivity and reduced maximum link distance. The circuit on the front page of the data sheet uses a 500 kHz highpass that trades off some sensitivity for rejection of this tail. Unfortunately both maximum and minimum distance are compromised. An alternative is shown in the IRDA-SIR/FIR application. Inthis instance the final highpass filter for SIR is moved into 450 kHz , but a clamp/squelch circuit consisting of Q1, Q2, D3 and $\mathrm{R}_{\mathrm{C} 1}$ to $\mathrm{R}_{\mathrm{C} 6}$ is added. Q1 is used as described above to clamp the input, but the input currentlevel at which the clamp engages has been modified by $R_{C 1}$ and $R_{C 2}$.

Without the resistors, Q1 would turn on when the voltage across the 15 k resistor in the preamp reaches about 0.7 V (a current of $0.7 \mathrm{~V} / 15 \mathrm{k} \Omega=47 \mu \mathrm{~A}$ ). The drop across $\mathrm{R}_{\mathrm{C} 1}$ reduces this voltage by about 365 mV . The drop is set by the

## APPLLCATIONS INFORMATION

current through $\mathrm{R}_{\mathrm{C} 2}$ which is $\left[\mathrm{V}_{\text {CC }}-\left(\mathrm{V}_{\text {BIAS }}+0.365 \mathrm{~V}\right)\right] /$ $15 \mathrm{k} \Omega=182 \mu \mathrm{~A}$ where $\mathrm{V}_{\text {BIAS }}=1.9 \mathrm{~V}$. At this new level $(0.335 \mathrm{~V} / 15 \mathrm{k} \Omega=22.3 \mu \mathrm{~A})$, Q1 turns on which clamps the preamp output. The collector current of Q1 provides base drive for Q2 which saturates and pulls its collector close to 5 V . The FILT1, FILT2L and FILT2 inputs are now pulled positive by $R_{C 3}, R_{C 4}$ and $R_{C 6}$ which forces an offset at the inputs to the gain stages and preamp. Referring to the Block Diagram, pulling FILT2L or FILT2 positive a voltage $\Delta \mathrm{V}$ provides a voltage of $\Delta \mathrm{V} / 11$ at the inverting input of the first gain stage. This offset effectively cuts off a portion of the tail at high input levels. The magnitude of $\Delta \mathrm{V}$ is set by the value of $\mathrm{R}_{\mathrm{C}}$, the current sinking capability of the transconductance stages ( $100 \mu \mathrm{~A}$ ), the value of $\mathrm{C}_{\mathrm{F} 4}, \mathrm{C}_{\mathrm{F} 5}$ and the duty cycle of the data pulses. Likewise an offset of $\Delta \mathrm{V} / 10 \mathrm{k} \Omega$ is created at the preamp input to reduce tail current contributions.

## LED Drive Circuits

There are several simple circuits for driving LEDs. For low speed modulation methods such as IRDA-SIR and Sharp/ Newton with pulses over $1 \mu \mathrm{~s}$, a 2 N 3904 in a SOT-23 package can be used as a switch with a series resistor in the collector to limit the current drive. This circuit is shown below with a suggested limiting resistor of $16 \Omega$ which typically sets the current at 200 mA . The supply voltage must be well bypassed atthe connection to the LED in order for the supply not to sag when hit with a fast current pulse. A $10 \mu \mathrm{~F}$ low ESR capacitor should be used as well as a $0.1 \mu \mathrm{~F}$

RF quality capacitor to reduce the high frequency spikes. The current must be selected to achieve the minimum output light intensity at a given angle and must be lower than the manufacturer's maximum current rating at the maximum duty cycle of the modulation method. The optimum current is a function of the LED output, the LED forward voltage, the drop across the transistor and the minimum supply voltage.

$$
\mathrm{I}_{\mathrm{LED}}=\frac{\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {LED }}-V_{\text {SW }}\right)}{R_{\text {SERIES }}}
$$

The minimum light output then can be obtained from the LED data sheet. For IRDA-SIR the minimum intensity at $15^{\circ}$ off axis is $40 \mathrm{~mW} / \mathrm{sr}$. For IRDA-FIR the spec rises to $100 \mathrm{~mW} / \mathrm{sr}$. To increase light output and distance of the link, a second LED can be inserted in series with the first to obtain twice the light output without consuming additional supply current. The current variation will now be greater because two LED forward drops must be accounted for and the drop across the series resistor is greatly reduced.
For pulse widths less than 500 ns the NPN should be replaced by an N -channel MOSFET with on-resistance of less than $1 \Omega$ with 5 V on the gate. The FET can turn off much more quickly than the saturated NPN and provides a lower effective on-resistance. A suggested circuit is shown below and includes three devices available in the SOT-23 package.

## TYPICAL APPLICATIONS

Optional Clamp Circuit<br>


#### Abstract

LED Drive Circuit for IRDA-SIR and Sharp/Newton




2 LED Drive Circuit for IRDA-FIR


## TYPICAL APPLICATIONS

IRDA-SIR/FIR and Sharp or TV Remote Data Receiver


PC Board Layout for IRDA-SIR/FIR and Sharp or TV Remote Data Receiver


COMPONENT


TOP


BOTTOM

## PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

## S Package

16-Lead Plastic Small Outline (Narrow 0.150)
(LTC DWG \# 05-08-1610)

*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED $0.010^{\prime \prime}$ ( 0.254 mm ) PER SIDE

## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LT1113 | Dual, Low Noise Precision JFET Input Op Amp | $4.5 \mathrm{nV} / \sqrt{\text { Hzz }}$ Input Voltage Noise |
| LT1169 | Dual, Low Noise Picoampere Bias Current Op Amp | JFET Input, 10pA Max |
| LT1222 | Low Noise, High Speed Op Amp $\left(A_{v} \geq 10\right)$ | 500 MHz Gain Bandwidth, External Comp Pin |

