

Low Power Video Difference Amplifier

FEATURES

- Differential or Single-Ended Gain Block (Adjustable)
- -3dB Bandwidth, $A_V = \pm 2$ 50MHz
- Slew Rate 165V/µs
- Low Supply Current 13mA
- Output Current ±20mACMRR at 10MHz 40dB
- LT1193 Pin Compatible
- Low Cost
- Single 5V Operation
- Drives Cables Directly
- Output Shutdown

APPLICATIONS

- Line Receivers
- Video Signal Processing
- Cable Drivers
- Tape and Disc Drive Systems

DESCRIPTION


The LT1187 is a difference amplifier optimized for operation on ± 5 V, or a single 5V supply, and gain ≥ 2 . This versatile amplifier features uncommitted high input impedance (+) and (–) inputs, and can be used in differential or single-ended configurations. Additionally, a second set of inputs give gain adjustment and DC control to the difference amplifier.

The LT1187's high slew rate, $165V/\mu s$, wide bandwidth, 50MHz, and $\pm 20mA$ output current require only 13mA of supply current. The shutdown feature reduces the power dissipation to a mere 15mW, and allows multiple amplifiers to drive the same cable.


The LT1187 is a low power version of the popular LT1193, and is available in 8-pin miniDIPs and SO packages. For applications with gains of 10 or more, see the LT1189 data sheet.

TYPICAL APPLICATION

Cable Sense Amplifier for Loop Through Connections with DC Adjust




Closed-Loop Gain vs Frequency



ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V + to V -)
Differential Input Voltage ±6V
Input Voltage $\pm V_S$
Output Short Circuit Duration (Note 1) Continuous
Operating Temperature Range
LT1187M55°C to 150°C
LT1187C 0°C to 70°C
Junction Temperature (Note 2)
Plastic Package (CN8,CS8) 150°C
Ceramic Package (CJ8,MJ8) 175°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec.) 300°C

PACKAGE/ORDER INFORMATION



Consult factory for Industrial grade parts.

\pm 5V ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, (Note 3)

 $V_S = \pm 5 \text{V}, \text{ V}_{REF} = 0 \text{V}, \text{ R}_{FB1} = 900 \Omega \text{ from pins 6 to 8}, \text{ R}_{FB2} = 100 \Omega \text{ from pin 8 to ground}, \text{ R}_L = \text{R}_{FB1} + \text{R}_{FB2} = 1 \text{k}, \text{ C}_L \leq 10 \text{pF}, \text{ pin 5 open.}$

CVMDOL	DADAMETED	CONDITIONS	LT1187M/C			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	Either Input, (Note 4)		2.0	10 11	mV
	Input Offset Current	SOIC Package		2.0 0.2	1.0	mV
los	<u>'</u>	Either Input				μΑ
l _B	Input Bias Current	Either Input		±0.5	±2.0	μA
<u>e</u> n	Input Noise Voltage	f ₀ = 10kHz		65		nV/√Hz
i _n	Input Noise Current	$f_0 = 10kHz$		1.5		pA/√Hz
R _{IN}	Input Resistance	Differential		100		kΩ
C _{IN}	Input Capacitance	Either Input		2.0		pF
V _{IN LIM}	Input Voltage Limit	(Note 5)		±380		mV
	Input Voltage Range		-2.5		3.5	V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } 3.5V$	70	100		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 V \text{ to } \pm 8 V$	70	85		dB
$\overline{V_{OUT}}$	Output Voltage Swing	$V_S = \pm 5V$, $R_L = 1k$, $A_V = 50$	±3.8	±4.0		V
		$V_S = \pm 8V$, $R_L = 1k$, $A_V = 50$	±6.7	±7.0		
		$V_S = \pm 8V$, $R_L = 300\Omega$, $A_V = 50$, (Note 3)	±6.4	±6.8		1
G _E	Gain Error	$V_0 = \pm 1V$, $A_V = 10$, $R_L = 1k$		0.2	1.0	%
SR	Slew Rate	(Note 6, 10)	100	165		V/µs
FPBW	Full Power Bandwidth	$V_0 = 1V_{P-P}$, (Note 7)		53		MHz
BW	Small Signal Bandwidth	A _V = 10		5.7		MHz
t_r , t_f	Rise Time, Fall Time	$A_V = 50$, $V_0 = \pm 1.5V$, 20% to 80% (Note 10)	150	230	325	ns
t _{PD}	Propagation Delay	R_L = 1k, V_0 = ±125mV, 50% to 50%		26		ns
	Overshoot	$V_0 = \pm 50 \text{mV}$		0		%
$\overline{t_s}$	Settling Time	3V Step, 0.1%, (Note 8)		100		ns
Diff A _V	Differential Gain	$R_L = 1k, A_V = 4, (Note 9)$		0.6		%
Diff Ph	Differential Phase	R _L = 1k, A _V = 4, (Note 9)		0.8		DEG _{P-P}
Is	Supply Current			13	16	mA
	Shutdown Supply Current	Pin 5 at V ⁻		0.8	1.5	mA

			LT1187M/C		
SYMBOL	PARAMETER	CONDITIONS	MIN TYP	MAX	UNITS
I _{S/D}	Shutdown Pin Current	Pin 5 at V ⁻	5	25	μА
t _{ON}	Turn On Time	Pin 5 from V^- to Ground, $R_L = 1k$	500		ns
t _{OFF}	Turn Off Time	Pin 5 from Ground to V ⁻ , R _L = 1k	600		ns

5V ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, (Note 3)

 $V_S^+ = 5V$, $V_S^- = 0V$, $V_{REF} = 2.5V$, $R_{FB1} = 900\Omega$ from pins 6 to 8, $R_{FB2} = 100\Omega$ from pin 8 to V_{REF} , $R_L = R_{FB1} + R_{FB2} = 1k$, $C_L \le 10 pF$, pin 5

open.		1 / 102	1 11617	1	LT1187M	/C	T
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{0S}	Input Offset Voltage	Either Input, (Note 4) SOIC Package			2.0 2.0	10 12	mV mV
I _{OS}	Input Offset Current	Either Input			0.2	1.0	μА
I _B	Input Bias Current	Either Input			±0.5	±2.0	μА
	Input Voltage Range			2.0		3.5	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = 2.0V to 3.5V		70	100		dB
V _{OUT}	Output Voltage Swing	$R_L = 300\Omega$ to Ground	V _{OUT} High	3.6	4.0		V
		(Note 3)	V _{OUT} Low		0.15	0.4	
SR	Slew Rate	V ₀ = 1.5V to 3.5V	•		130		V/µs
BW	Small-Signal Bandwidth	A _V = 10			5.3		MHz
Is	Supply Current				12	15	mA
	Shutdown Supply Current	Pin 5 at V ⁻			0.8	1.5	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V			5	25	μА

SYMBOL	PARAMETER	CONDITIONS	MIN	LT1187N TYP	I MAX	UNITS
$\overline{V_{0S}}$	Input Offset Voltage	Either Input, (Note 4)		2.0	15	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift			8.0		μV/°C
I _{OS}	Input Offset Current	Either Input		0.2	1.5	μА
I _B	Input Bias Current	Either Input		±0.5	±3.5	μА
	Input Voltage Range		-2.5		3.5	V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } 3.5V$	70	100		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 \text{V to } \pm 8 \text{V}$	60	85		dB
V _{OUT}	Output Voltage Swing	$V_S = \pm 5V, R_L = 1k, A_V = 50$	±3.7	±4.0		V
		$V_S = \pm 8V, R_L = 1k, A_V = 50$	±6.6	±7.0		
		$V_S = \pm 8V$, $R_L = 300\Omega$, $A_V = 50$, (Note 3)	±6.4	±6.8		
G _E	Gain Error	$V_0 = \pm 1V$, $A_V = 10$, $R_L = 1k$		0.2	1.2	%
I _S	Supply Current			13	17	mA
	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 11)		0.8	1.5	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V ⁻		5	25	μА



SYMBOL	PARAMETER	CONDITIONS	MIN	LT11870 TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	Either Input, (Note 4)		2.0	12	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift			9.0		μV/°C
I _{OS}	Input Offset Current	Either Input		0.2	1.5	μΑ
I _B	Input Bias Current	Either Input		±0.5	±3.5	μΑ
	Input Voltage Range		-2.5		3.5	V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } 3.5V$	70	100		dB
PSRR	Power Supply Rejection Ratio	V _S = ±2.375V to ±8V	65	85		dB
V _{OUT}	Output Voltage Swing	$V_S = \pm 5V$, $R_L = 1k$, $A_V = 50$	±3.7	±4.0		V
		$V_S = \pm 8V$, $R_L = 1k$, $A_V = 50$	±6.6	±7.0		
		$V_S = \pm 8V$, $R_L = 300\Omega$, $A_V = 50$, (Note 3)	±6.4	±6.8		
G _E	Gain Error	$V_0 = \pm 1V$, $A_V = 10$, $R_L = 1k$		0.2	1.0	%
I _S	Supply Current			13	17	mA
	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 11)		0.8	1.5	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V ⁻		5	25	μА

5V ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} \le 70^{\circ}C$, (Note 3) $V_{S}^{+} = 5V$, $V_{S}^{-} = 0V$, $V_{REF} = 2.5V$, $R_{FB1} = 900\Omega$ from pins 6 to 8, $R_{FB2} = 100\Omega$ from pin 8 to V_{REF} , $R_{L} = R_{FB1} + R_{FB2} = 1k$, $C_{L} \le 10pF$, pin 5 open.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT11870 TYP	; MAX	UNITS
V _{OS}	Input Offset Voltage	Either Input, (Note 4) SOIC Package			2.0 2.0	12.0 13.0	mV mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift				9.0		μV/°C
I _{OS}	Input Offset Current	Either Input			0.2	1.5	μΑ
I _B	Input Bias Current	Either Input			±0.5	±3.5	μΑ
	Input Voltage Range			2.0		3.5	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = 2.0V to 3.5V		70	100		dB
V _{OUT}	Output Voltage Swing	$R_L = 300\Omega$ to Ground	V _{OUT} High	3.5	4.0		V
		(Note 3)	V _{OUT} Low		0.15	0.4	
I _S	Supply Current				12	16	mA
	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 11)			0.8	1.5	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V			5	25	μА

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted continuously.

Note 2: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formulas:

LT1187MJ8,LT1187CJ8: $T_J = T_A + (P_D \times 100^{\circ}C/W)$ $T_J = T_A + (P_D \times 100^{\circ}C/W)$ $T_J = T_A + (P_D \times 150^{\circ}C/W)$ LT1187CN8: LT1187CS8:

Note 3: When $R_L = 1k$ is specified, the load resistor is $R_{FB1} + R_{FB2}$, but when R_L = 300 Ω is specified, then an additional 430 Ω is added to the output such that $(R_{FB1} + R_{FB2})$ in parallel with 430Ω is $R_L = 300\Omega$.

Note 4: V_{OS} measured at the output (pin 6) is the contribution from both input pair, and is input referred.

Note 5: V_{IN LIM} is the maximum voltage between -V_{IN} and +V_{IN} (pin 2 and pin 3) for which the output can respond.

Note 6: Slew rate is measured between $\pm 0.5V$ on the output, with a V_{IN} step of $\pm 0.75V$, $A_V = 3$ and $R_L = 1k$.

Note 7: Full power bandwidth is calculated from the slew rate measurement: FPBW = $SR/2\pi Vp$.

Note 8: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985.

Note 9: NTSC (3.58MHz).


Note 10: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J8 and N8 suffix) and are sample tested on every lot of the SO packaged parts (S8 suffix).

Note 11: See Application section for shutdown at elevated temperatures. Do not operate shutdown above $T_J > 125$ °C.




TYPICAL PERFORMANCE CHARACTERISTICS


Input Bias Current vs Common-Mode Voltage




Input Bias Current vs Temperature




Common-Mode Voltage vs Temperature




Equivalent Input Noise Voltage vs Frequency




Equivalent Input Noise Current vs Frequency




Supply Current vs Supply Voltage




Shutdown Supply Current vs Temperature



Gain Error vs Temperature





Open-Loop Gain vs Temperature







TYPICAL PERFORMANCE CHARACTERISTICS









Gain Bandwidth Product and Unity Gain Phase Margin vs Temperature









Common-Mode Rejection Ratio vs Frequency




Power Supply Rejection Ratio vs Frequency











TYPICAL PERFORMANCE CHARACTERISTICS


Output Voltage Swing vs Load Resistance




Slew Rate vs Temperature




Output Voltage Step vs Settling Time, $A_V = 2$




Harmonic Distortion vs Output Voltage




Large-Signal Transient Response



Small-Signal Transient Response



Small-Signal Transient Response





A_V = 2, R_{FB} = 1k, OVERSHOOT = 25%

LT1187 • TPC25

The primary use of the LT1187 is in converting high speed differential signals to a single-ended output. The LT1187 video difference amplifier has two uncommitted high input impedance (+) and (–) inputs. The amplifier has another set of inputs which can be used for reference and feedback. Additionally, this set of inputs give gain adjust and DC control to the difference amplifier. The voltage gain of the LT1187 is set like a conventional operational amplifier. Feedback is applied to pin 8, and it is optimized for gains of 2 or greater. The amplifier can be operated single-ended by connecting either the (+) or (–) inputs to the +/REF (pin 1). The voltage gain is set by the resistors: (RFB + RG)/RG.

Like the single-ended case, the differential voltage gain is set by the external resistors: $(R_{FB}+R_G)/R_G$. The maximum input differential signal for which the output will respond is approximately $\pm 0.38V$.





Power Supply Bypassing

The LT1187 is quite tolerant of power supply bypassing. In some applications a $0.1\mu F$ ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required. In applications requiring good settling time, it is important to use multiple bypass capacitors. A $0.1\mu F$ ceramic disc in parallel with a $4.7\mu F$ tantalum is recommended.

Calculating the Output Offset Voltage

Both input stages contribute to the output offset voltage at pin 6. The feedback correction forces balance in the input stages by introducing an Input V_{OS} at pin 8. The complete expression for the output offset voltage is:

$$V_{OUT} = (V_{OS} + I_{OS}(R_S) + I_B(R_{REF})) \times (R_{FB} + R_G)/R_G + I_B(R_{FB})$$

 R_S represents the input source resistance, typically $75\Omega,$ and R_{REF} represents the finite source impedance from the DC reference voltage, for V_{REF} grounded, $R_{REF}=0\Omega.$ The I_{OS} is normally a small contributor and the expression simplifies to:

$$V_{OUT} = V_{OS}(R_{FB} + R_G)/R_G + I_B(R_{FB})$$

If R_{FB} is limited to 1k the last term of the equation contributes only 2mV, since I_B is less than $2\mu A$.





Figure 1. Simplified Input Stage Schematic


Operating with Low Closed-Loop Gains

The LT1187 has been optimized for closed-loop gains of 2 or greater. For a closed-loop gain of 2 the response peaks about 2dB. Peaking can be eliminated by placing a capacitor across the feedback resistor, (feedback zero). This peaking shows up as time domain overshoot of about 25%.

Closed-Loop Voltage Gain vs Frequency




Small-Signal Transient Response



LT1187 • AI04

Small-Signal Transient Response



 $A_V = 2$, WITH 8pF FEEDBACK CAPACITOR


LT1187 • AI05

Extending the Input Range

Figure 1 shows a simplified schematic of the LT1187. In normal operation the REF pin 1 is grounded or taken to a DC offset control voltage and differential signals are applied between pins 2 and 3. The input responds linearly until all of the $345\mu A$ current flows through the 1.1k resistor and Q1 (or Q2) turns off. Therefore the maximum input swing is $380mV_P$ or $760mV_{P-P}$. The second differential pair, Q3 and Q4, is running at slightly larger current so that when the first input stage limits, the second stage remains biased to maintain the feedback.

Occasionally it is necessary to handle signals larger than $760\text{mV}_{P\text{-}P}$ at the input. The LT1187 input stage can be tricked to handle up to $1.5\text{V}_{P\text{-}P}$. To do this, it is necessary to ground pin 3 and apply the differential input signal between pin 1 and 2. The input signal is now applied across two 1.1k resistors in series. Since the input signal is applied to both input pairs, the first pair will run out of bias current before the second pair, causing the amplifier to go open-loop. The results of this technique are shown in the following scope photo.






Using the Shutdown Feature

The LT1187 has a unique feature that allows the amplifier to be shutdown for conserving power, or for multiplexing several amplifiers onto a common cable. The amplifier will shutdown by taking pin 5 to V^- . In shutdown, the amplifier dissipates 15mW while maintaining a true high impedance output state of 20k in parallel with the feedback resistors. For MUX applications, the amplifiers may be configured inverting, noninverting, or differential. When the output is loaded with as little 1k from the amplifier's feedback resistors, the amplifier shuts off in 600ns. This shutoff can be under the control of HC CMOS operating between 0V and -5V.

The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical

1MHz Sine Wave Gated Off with Shutdown Pin




Performance Characteristics section. At very high elevated temperature it is important to hold the shutdown pin close to the negative supply to keep the supply current from increasing.

Send Color Video Over Twisted-Pair

With an LT1187 it is possible to send and receive color composite video signals more than 1000 feet on a low cost twisted-pair. A bidirectional "video bus" consists of the LT1195 op amp and the LT1187 video difference amplifier. A pair of LT1195s at TRANSMIT 1, is used to generate differential signals to drive the line which is back-terminated in its characteristic impedance. The LT1187, twistedpair receiver, converts signals from differential to singleended. Topology of the LT1187 provides for cable compensation at the amplifier's feedback node as shown. In this case, 1000 feet of twisted-pair is compensated with 1000pF and 50Ω to boost the 3dB bandwidth of the system from 750kHz to 4MHz. This bandwidth is adequate to pass a 3.58MHz chroma subcarrier, and the 4.5MHz sound subcarrier. Attenuation in the cable can be compensated by lowering the gain set resistor R_G. At TRANSMIT 2, another pair of LT1195s serve the dual function to provide cable termination via low output impedance, and generate differential signals for TRANSMIT 2. Cable termination is made up of a 15Ω and 33Ω attenuator to reduce the differential input signal to the LT1187. Maximum input signal for the LT1187 is 760mV_{P-P}.


1.5MHz Square Wave Input and Unequalized Response Through 1000 Feet of Twisted-Pair




LT1187 • AI08

LINEAR TECHNOLOGY

1.5MHz Square Wave Input and Equalized Response Through 1000 Feet of Twisted-Pair




Multiburst Pattern Passed Through 1000 Feet of Twisted-Pair




LT1187 • AI10

Bidirectional Video Bus



SIMPLIFIED SCHEMATIC



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

