

FEATURES

Ultralow Drift: 1 μ V/°C (AD547L) Low Offset Voltage: 0.25 mV (AD547L) Low Input Bias Currents: 25 pA max Low Quiescent Current: 1.5 mA Low Noise: 2 μ V p-p High Open Loop Gain: 110 dB High Slew Rate: 13 V/ μ s Fast Settling to ±0.01%: 3 μ s Low Total Harmonic Distortion: 0.0025% Available in Hermetic Metal Can and Die Form MIL-STD-883B Versions Available Dual Versions Available: AD642, AD644, AD647

High Performance, BiFET Operational Amplifiers

AD542/AD544/AD547

CONNECTION DIAGRAM



PRODUCT DESCRIPTION

The BiFET series of precision, monolithic FET-input op amps are fabricated with the most advanced BiFET and laser trimming technologies. The AD542, AD544, AD547 series offers bias currents significantly lower than currently available BiFET devices, 25 pA max, warmed up.

In addition, the offset voltage is laser trimmed to less than 0.25 mV on the AD547L, which is achieved by utilizing Analog Devices' exclusive laser wafer trimming (LWT) process. When combined with the AD547's low offset drift (1 μ V/°C), these features offer the user performance superior to existing BiFET op amps at low BiFET pricing.

The AD542 or AD547 is recommended for any operational amplifier application requiring excellent dc performance at low to moderate cost. Precision instrument front ends requiring accurate amplification of millivolt level signals from megohm source impedances will benefit from the device's excellent combination of low offset voltage and drift, low bias current and low 1/f noise. High common-mode rejection (80 dB, min on the "K" and "L" grades) and high open-loop gain, even under heavy loading, ensures better than "12-bit" linearity in high impedance buffer applications.

The AD544 is recommended for any op amp applications requiring excellent ac and dc performance at low cost. The 2 MHz bandwidth and low offset of the AD544 make it the first choice as an output amplifier for current output D/A converters, such as the AD7541, 12-bit CMOS DAC.

Devices in this series are available in four grades: the "J," "K," and "L" grades are specified over the 0° C to $+70^{\circ}$ C temperature range and the "S" grade over the -55° C to $+125^{\circ}$ C operating temperature range. All devices are offered in the hermetically sealed, TO-99 metal can package.

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

PRODUCT HIGHLIGHTS

- 1. Improved bipolar and JFET processing results in the lowest bias current available in a monolithic FET op amp.
- 2. Analog Devices, unlike some manufacturers, specifies each device for the maximum bias current at either input in the warmed-up condition, thus assuring the user that the device will meet its published specifications in actual use.
- 3. Advanced laser wafer trimming techniques reduce offset voltage drift to 1 μ V/°C max and offset voltage to only 0.25 mV max on the AD547L.
- 4. Low voltage noise (2 μ V p-p) and low offset voltage drift enhance performance as a precision op amp.
- 5. High slew rate $(13 \text{ V/}\mu\text{s})$ and fast settling time to 0.01% (3 $\mu\text{s})$ make the AD544 ideal for D/A, A/D, sample-hold circuits and high speed integrators.
- 6. Low harmonic distortion (0.0025%) make the AD544 an ideal choice in audio applications.
- 7. Bare die are available for use in hybrid circuit applications.

$AD542/AD544/AD547 - SPECIFICATIONS (V_{S} = \pm 15 V @ T_{A} = +25^{\circ}C \text{ unless otherwise noted})$

		AD542			AD544			AD547		
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
OPEN-LOOP GAIN ¹ $V_{OUT} = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$ J Grade K, L, S Grades $T_A = T_{MIN} \text{ to } T_{MAX}$	100 250			30 50			100 250			V/mV V/mV
J Grade S Grade	100 100			20 20			100 100			V/mV V/mV
K, L Grades	250			40			250			V/mV
OUTPUT CHARACTERISTICS $R_L = 2 k\Omega$ $T_A = T_{MIN}$ to T_{MAX}	±10	±12		±10	±12		±10	±12		V
$R_{L} = 10 k\Omega$ $T_{A} = T_{MIN} \text{ to } T_{MAX}$ Short Circuit Current	±12	±13 25		±12	±13 25		±12	±13 25		V mA
FREQUENCY RESPONSE Unity Gain, Small Signal Full Power Response Slew Rate, Unity Gain Total Harmonic Distortion	2.0	1.0 50 3.0		8.0	2.0 200 13.0 0.0025		2.0	1.0 50 3.0		MHz kHz V/µs %
INPUT OFFSET VOLTAGE ² J Grade K Grade L Grade S Grade ws. Temperature ³			2.0 1.0 0.5 1.0			2.0 1.0 0.5 1.0			1.0 0.5 0.25 0.5	mV mV mV mV
J Grade K Grade L Grade S Grade vs. Supply, $T_A = T_{MIN}$ to T_{MAX}			20 10 5 15			20 10 5 15			5 2 1 5	μV/°C μV/°C μV/°C μV/°C
J Grade K, L, S Grades			200 100			200 100			200 100	μV/V μV/V
INPUT BIAS CURRENT ⁴ Either Input J Grade K, L, S Grades		10	50 25		10	50 25		10	50 25	pA pA
J Grade K, L, S Grades		5 2	15 15		5 2	15 15		5 2	15 15	pA pA
INPUT IMPEDANCE Differential Common Mode		$\frac{10^{12}}{10^{12}} \frac{6}{3}$			$\frac{10^{12} \ 6}{10^{12} \ 3}$			$\frac{10^{12} \ 6}{10^{12} \ 3}$		Ω pF Ω pF
INPUT VOLTAGE ⁵ Differential Common Mode Common-Mode Rejection $V_{IN} = \pm 10 V$ I Grade	±10	±20 ±12		±10 76	±20 ±12		±10 76	±20 ±12		V V dB
K, L, S Grades	80			80			80			dB

		AD54	2		AD54	4		AD54	7	
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
POWER SUPPLY Rated Performance Operating Quiescent Current	±5	±15 1.1	±18 1.5	±5	±15 1.8	±18 2.5	±5	±15 1.1	±18 1.5	V V mA
VOLTAGE NOISE 0.1 Hz to 10 Hz J Grade K, L, S Grades 10 Hz 100 Hz 1 kHz 10 kHz		2.0 2.0 70 45 30 25			2.0 2.0 35 22 18 16			2.0 70 45 30 25	4.0	$\mu V p-p$ $\mu V p-p$ nV/\sqrt{Hz} nV/\sqrt{Hz} nV/\sqrt{Hz} nV/\sqrt{Hz}
TEMPERATURE RANGE Operating, Rated Performance J, K, L Grades S Grade Storage	() to +70 -55 to +1 -65 to +1	25 50	() to +70 -55 to +1 -65 to +1	25 50	() to +70 -55 to +1 -65 to +1	25 50	°C °C °C
TRANSISTOR COUNT	29			29			29			

NOTES

 $^1 \text{Open-Loop}$ Gain is specified with V_{OS} both nulled and unnulled.

²Input Offset Voltage specifications are guaranteed after 5 minutes of operation at $T_A = +25^{\circ}C$.

³Input Offset Voltage Drift is specified with the offset voltage unnulled. Nulling will induce an additional 3 µV/°C/mV of nulled offset.

⁴Bias Current specifications are guaranteed at either input after 5 minutes of operation at $T_A = +25^{\circ}C$. For higher temperatures, the current doubles every 10°C. ⁵Defined as the maximum safe voltage between inputs, such that neither exceeds ± 10 V from ground.

Specifications subject to change without notice.

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

Model	Initial Offset Voltage	Offset Voltage Drift	Settling Time to ±0.012% for a 10 V Step	Package Description	Package Option
AD542JCHIPS	2.0 mV	20 μV/°C	5 µs	Bare Die	
AD542JH	2.0 mV	20 µV/°C	5 µs	8-Pin Hermetic Metal Can	H-08A
AD542KH	1.0 mV	10 µV/°C	5 µs	8-Pin Hermetic Metal Can	H-08A
AD542LH	0.5 mV	5 μV/°C	5 μs	8-Pin Hermetic Metal Can	H-08A
AD542SH	1.0 mV	15 µV/°C	5 µs	8-Pin Hermetic Metal Can	H-08A
AD542SH/883B	1.0 mV	15 µV/°C	5 µs	8-Pin Hermetic Metal Can	H-08A
AD544JH	2.0 mV	20 µV/°C	3 µs	8-Pin Hermetic Metal Can	H-08A
AD544KH	1.0 mV	10 µV/°C	3 µs	8-Pin Hermetic Metal Can	H-08A
AD544LH	0.5 mV	5 μV/°C	3 µs	8-Pin Hermetic Metal Can	H-08A
AD544SH	1.0 mV	15 µV/°C	3 µs	8-Pin Hermetic Metal Can	H-08A
AD544SH/883B	1.0 mV	15 µV/°C	3 µs	8-Pin Hermetic Metal Can	H-08A
AD547JH	1.0 mV	5 μV/°C	5 µs	8-Pin Hermetic Metal Can	H-08A
AD547KH	0.5 mV	2 μV/°C	5 µs	8-Pin Hermetic Metal Can	H-08A
AD547LH	0.25 mV	1 μV/°C	5 µs	8-Pin Hermetic Metal Can	H-08A
AD547SCHIPS	0.5 mV	5 μV/°C	5 µs	Bare Die	
AD547SH/883B	0.5 mV	5 μV/°C	5 µs	8-Pin Hermetic Metal Can	H-08A

ORDERING GUIDE

AD542/AD544/AD547–Typical Characteristics



Figure 1. Input Voltage Range vs. Supply Voltage



Figure 2. Output Voltage Swing vs. Supply Voltage



Figure 3. Output Voltage Swing vs. Load Resistance



Figure 4. Input Bias Current vs. Supply Voltage



Figure 7. Change in Offset Voltage vs. Warm-Up Time



Figure 5. Input Bias Current vs. Temperature



Figure 8. Open Loop Gain vs. Temperature



Figure 6. Input Bias Current vs. CMV



Figure 9. Open Loop Frequency Response







Figure 10. Open Loop Voltage Gain vs. Supply Voltage



Figure 13. Quiescent Current vs. Supply Voltage



Figure 16. AD544 Total Harmonic Distortion vs. Frequency



Figure 11. Power Supply Rejection vs. Frequency



Figure 14. Large Signal Frequency Response



Figure 17. Input Noise Voltage Spectral Density



Figure 12. Common-Mode Rejection Ratio vs. Frequency



Figure 15. AD544 Output Swing and Error vs. Settling Time



Figure 18. Total RMS Noise vs. Source Resistance



a. Unity Gain Follower

Figure 19. THD Test Circuits





Figure 20. Standard Null Circuit



Figure 21a. Unity Gain Follower Pulse Response (Large Signal)



Figure 21b. Unity Gain Follower Pulse Response (Small Signal)



Figure 22a. Unity Gain Inverter AD542/AD547



Figure 22b. Unity Gain Inverter Pulse Response (Large Signal)



Figure 21c. Unity Gain Follower– AD542/AD547

	50m¥					1,45				
		-+				ļ				
		- 1				1.				
• • • • • •		••••				† }				
		1				Ц. –				
		1								
	_	-				-				
						×				

Figure 22c. Unity Gain Inverter Pulse Response (Small Signal)



Figure 23a. Unity Gain Follower Pulse Response (Large Signal)



Figure 24a. Unity Gain Inverter



Figure 23b. Unity Gain Follower Pulse Response (Small Signal)



Figure 24b. Unity Gain Inverter Pulse Response (Large Signal)



Figure 23c. Unity Gain Follower



Figure 24c. Unity Gain Inverter Pulse Response (Small Signal)



Figure 25. Settling Time Test Circuit

The upper trace of the oscilloscope photograph of Figure 26 shows the settling characteristic of the AD544. The lower trace represents the input to Figure 27. The AD544 has been designed for fast settling to 0.01%, however, feedback components, circuit layout and circuit design must be carefully considered to obtain optimum settling time.



Figure 26. Settling Characteristic Detail-AD544



Figure 27. Circuit for Driving a Large Capacitance Load

The circuit in Figure 27 employs a 100 Ω isolation resistor which enables the amplifier to drive capacitance loads exceeding 500 pF; the resistor effectively isolates the high frequency feedback from the load and stabilizes the circuit. Low frequency feedback is returned to the amplifier summing junction via the low-pass filter formed by the 100 Ω series resistor and the load capacitance, C_L.



Figure 28. Transient Response $R_L = 2 k\Omega$ $C_L = 500 pF-AD544$

BiFET Application Hints

APPLICATION NOTES

The BiFET series was designed for high performance op amp applications that require true dc precision. To capitalize on all of the performance available from the BiFETs there are some practical error sources that should be considered.

The bias currents of JFET input amplifiers double with every 10°C increase in chip temperature. Therefore, minimizing the junction temperature of the chip will result in extending the performance limits of the device.

- 1. Heat dissipation due to power consumption is the main contributor to self-heating and can be minimized by reducing the power supplies to the lowest level allowed by the application.
- 2. The effects of output loading should be carefully considered. Greater power dissipation increases bias currents and decreases open loop gain.

GUARDING

The low input bias current (25 pA) and low noise characteristics of the high performance BiFET op amp make it suitable for electrometer applications such as photo diode preamplifiers and picoampere current-to-voltage converters. The use of guarding techniques in printed circuit board layout and construction is critical for achieving the ultimate in low leakage performance available from these amplifiers. The input guarding scheme shown in Figure 29 will minimize leakage as much as possible; the guard ring is connected to a low impedance potential at the same level as the inputs. High impedance signal lines should not be extended for any unnecessary length on a printed circuit.



Figure 29. Board Layout for Guarding Inputs

INPUT PROTECTION

The BiFET series is guaranteed for a maximum safe input potential equal to the power supply potential. The input stage design also allows differential input voltages of up to ± 1 volt while maintaining the full differential input resistance of $10^{12} \Omega$. This makes the BiFET series suitable for comparator situations employing a direct connection to high impedance source.

Many instrumentation situations, such as flame detectors in gas chromatographs, involve measurement of low level currents from high-voltage sources. In such applications, a sensor fault condition may apply a very high potential to the input of the current-to-voltage converting amplifier. This possibility necessitates some form of input protection. Many electrometer type devices, especially CMOS designs, can require elaborate Zener protection schemes which often compromise overall performance. The BiFET series requires input protection only if the source is not current-limited, and as such is similar to many JFET-input designs. The failure mode would be overheating from excess current rather than voltage breakdown. If the source is not current-limited, all that is required is a resistor in series with the affected input terminal so that the maximum overload current is 1.0 mA (for example, 100 k Ω for a 100 volt overload). This simple scheme will cause no significant reduction in performance and give complete overload protection. Figure 30 shows proper connections.



Figure 30. Input Protection

D/A CONVERTER APPLICATIONS

The BiFET series of operational amplifiers can be used with CMOS DACs to perform both 2-quadrant and 4-quadrant operation. The output impedance of a CMOS DAC varies with the digital word, thus changing the noise gain of the amplifier circuit. The effect will cause a nonlinearity the magnitude of which is dependent on the offset voltage of the amplifier. The BiFET series with trimmed offset will minimize this effect. Additionally, the Schottky protection diodes recommended for use with many older CMOS DACs are not required when using one of the BiFET series amplifiers.

Figure 31a shows the AD547 and AD7541 configured for unipolar binary (2-quadrant multiplication) operation. With a dc reference voltage or current (positive or negative polarity) applied at pin 17, the circuit operates as a unipolar converter. With an ac reference voltage or current, the circuit provides 2-quadrant multiplication (digitally controlled attenuation).



Figure 31a. AD547 Used as DAC Output Amplifier

The oscilloscope photo of Figure 31b shows the output of the circuit of Figure 31a. The upper trace represents the reference input, and the bottom trace shows the output voltage for a digital input of all ones on the DAC (Gain $1-2^{-n}$). The 47 pF capacitor across the feedback resistor compensates for the DAC output capacitance, and the 150 pF load capacitor serves to minimize output glitches.



Figure 31b. Voltage Output DAC Settling Characteristic

Figure 32a illustrates the 10-bit digital-to-analog converter, AD7533, connected for bipolar operation. Since the digital input can accept bipolar numbers and V_{REF} can accept a bipolar analog input, the circuit can perform a 4-quadrant multiplying function.



Figure 32a. AD544 Used as DAC Output Amplifiers

The photos exhibit the response to a step input at V_{REF} . Figure 32b is the large signal response and Figure 32c is the small signal response. C1 phase compensation (15 pF) is required for stability when using high speed amplifiers. C1 is used to cancel the pole formed by the DAC internal feedback resistance and the output capacitance of the DAC.





Figure 32b. Large Signal Response

Figure 32c. Small Signal Response

USING THE AD547 IN LOG AMPLIFIER APPLICATIONS

Log amplifiers or log ratio amplifiers are useful in applications requiring compression of wide-range analog input data, linearization of transducers having exponential outputs, and analog computing, ranging from simple translation of natural relationships in log form (e.g., computing absorbance as the log-ratio of input currents), to the use of logarithms in facilitating analog computation of terms involving arbitrary exponents and multi-term products and ratios.

The picoamp level input current and low offset voltage of the AD547 make it suitable for wide dynamic range log amplifiers. Figure 33 is a schematic of a log ratio circuit employing the AD547 that can achieve less than 1% conformance error over 5 decades of current input, 1 nA to 100 μ A. For voltage inputs, the dynamic range is typically 50 mV to 10 V for 1% error, limited on the low end by the amplifiers' input offset voltage.



The conversion between current (or voltage) input and log output is accomplished by the base emitter junctions of the dual transistor Q1. Assuming Q1 has $\beta > 100$, which is the case for the specified transistor, the base-emitter voltage on side 1 is to a close approximation:

$$V_{BEA} = kT/q \ln I_1/I_{S1}$$

This circuit is arranged to take the difference of the V_{BE} 's of Q1A and Q1B, thus producing an output voltage proportional to the log of the *ratio* of the inputs:

$$V_{OUT} = -K (V_{BEA} - V_{BEB}) = -\frac{KkT}{q} (\ln I_1 / I_{S1} - \ln I_2 / I_{S2})$$
$$V_{OUT} = -K kT/q \ln I_1 / I_2$$

The scaling constant, K is set by R1 and R_{TC} to about 16, to produce 1 V change in output voltage per decade difference in input signals. R_{TC} is a special resistor with a +3500 ppm/°C temperature coefficient, which makes K inversely proportional to temperature, compensating for the "T" in kT/q. The logratio transfer characteristic is therefore independent of temperature.

This particular log ratio circuit is free from the dynamic problems that plague many other log circuits. The -3 dB bandwidth is 50 kHz over the top 3 decades, 100 nA to 100 μ A, and decreases smoothly at lower input levels. This circuit needs no additional frequency compensation for stable operation from input current sources, such as photodiodes, that may have 100 pF of shunt capacitance. For larger input capacitances a 20 pF integration capacitor around each amplifier will provide a smoother frequency response.

This log ratio amplifier can be readily adjusted for optimum accuracy by following this simple procedure. First, apply V1 = V2 = -10.00 V and adjust "Balance" for V_{OUT} = 0.00 V. Next apply V1 = -10.00 V, V2 = -1.00 V and adjust gain for V_{OUT} = +1.00 V. Repeat this procedure until gain and balance readings are within 2 mV of ideal values.







Figure 35. Low Drift Integrator and Low Leakage Guarded Reset

R3 144ΜΩ

С

R5 2k

R2

144MΩ

CLEAR

RUN



Figure 36. Wien-Bridge $Oscillator-f_0 = 10 \ kHz$



Figure 37. Capacitance Multiplier

Figure 38. Long Interval Timer-1,000 Seconds



Figure 39. Positive Peak Detector

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).





C826c-2-11/91