## FEATURES

On chip 4-quadrant resistors allow flexible output ranges
10 MHz multiplying bandwidth
Fast parallel interface write cycle: 58 MSPS
2.5 V to 5.5 V supply operation
$\pm 10 \mathrm{~V}$ reference input
Extended temperature range: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
40-lead LFCSP package
Guaranteed monotonic
4-quadrant multiplication
Power-on reset
Readback function
. $5 \mu \mathrm{~A}$ typical current consumption

## APPLICATIONS

Portable battery-powered applications
Waveform generators
Analog processing
Instrumentation applications
Programmable amplifiers and attenuators
Digitally-controlled calibration
Programmable filters and oscillators
Composite video
Ultrasound
Gain, offset, and voltage trimming

## GENERAL DESCRIPTION

The AD5405 ${ }^{1}$ is a dual CMOS, 12 -bit, current output digital-to-analog converter (DAC).This device operates from a 2.5 V to 5.5 V power supply, making it suited to battery-powered and other applications.

The applied external reference input voltage ( $\mathrm{V}_{\mathrm{REF}}$ ) determines the full-scale output current. An integrated feedback resistor ( $\mathrm{R}_{\mathrm{FB}}$ ) provides temperature tracking and full-scale voltage output when combined with an external I-to-V precision amplifier. This device also contains all the 4 -quadrant resistors necessary for bipolar operation and other configuration modes.

This DAC utilizes data readback, allowing the user to read the contents of the DAC register via the DB pins. On power-up, the internal register and latches are filled with zeros and the DAC outputs are at zero scale.

As a result of manufacture with a CMOS submicron process, the device offers excellent 4-quadrant multiplication characteristics, with large signal multiplying bandwidths of up to 10 MHz .

The AD5405 has a $6 \mathrm{~mm} \times 6 \mathrm{~mm}$, 40-lead LFCSP package.
${ }^{1}$ US Patent Number 5,689,257.


Figure 1. AD5405 Functional Block Diagram

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.

## TABLE OF CONTENTS

Specifications ..... 3
Timing Characteristics .....  5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. .....  7
Typical Performance Characteristics ..... 8
Terminology ..... 13
General Description ..... 14
DAC Section ..... 14
Circuit Operation ..... 14
Single-Supply Applications ..... 15
Positive Output Voltage ..... 15
Adding Gain ..... 15
Used as a Divider or Programmable Gain Element ..... 16
Reference Selection ..... 16
Amplifier Selection ..... 16
Parallel Interface ..... 17
Microprocessor Interfacing ..... 17
PCB Layout and Power Supply Decoupling ..... 17
Evaluation Board for the DACs ..... 18
Overview of AD54xx Devices. ..... 22
Outline Dimensions ..... 23
Ordering Guide ..... 23

## REVISION HISTORY

## 7/04—Revision 0: Initial Version

## SPECIFICATIONS ${ }^{1}$

$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=10 \mathrm{~V}$, Iout $2=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. DC performance measured with OP1177, AC performance with AD9631, unless otherwise noted.
Table 1.

| Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution <br> Relative Accuracy Differential Nonlinearity Gain Error Gain Error Temp Coefficient ${ }^{2}$ Bipolar Zero-Code Error Output Leakage Current |  | $\pm 5$ | $\begin{aligned} & 12 \\ & \pm 1 \\ & -1 /+2 \\ & \pm 25 \\ & \\ & \pm 25 \\ & \pm 1 \\ & \pm 10 \end{aligned}$ | Bits <br> LSB <br> LSB <br> mV <br> ppm FSR/ $/{ }^{\circ} \mathrm{C}$ <br> mV <br> nA <br> nA | Guaranteed monotonic $\begin{aligned} & \text { Data }=0 \times 0000, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, lout } 1 \\ & \text { Data }=0 \times 000 \mathrm{H}_{\mathrm{H}} \text {, lout } 1 \end{aligned}$ |
| REFERENCE INPUT <br> Reference Input Range <br> $V_{\text {ReF }} A, V_{\text {ref }} B$ Input Resistance <br> $V_{\text {Ref }} A$ to $V_{\text {ReF }} B$ Input Resistance <br> Mismatch <br> $\mathrm{R}_{1}$, R FB Resistance <br> $\mathrm{R}_{2}, \mathrm{R}_{3}$ Resistance <br> $\mathrm{R}_{2}$ to $\mathrm{R}_{3}$ Resistance Mismatch | $8$ <br> 16 <br> 16 | $\begin{aligned} & \pm 10 \\ & 10 \\ & 1.6 \\ & 20 \\ & 20 \\ & .06 \end{aligned}$ | $\begin{aligned} & 12 \\ & 2.5 \\ & \\ & 24 \\ & 24 \\ & .18 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \\ & \% \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \% \end{aligned}$ | Typical resistor $\mathrm{TC}=-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> DAC input resistance $\mathrm{Typ}=25^{\circ} \mathrm{C}, \mathrm{Max}=125^{\circ} \mathrm{C}$ $\mathrm{Typ}=25^{\circ} \mathrm{C}, \mathrm{Max}=125^{\circ} \mathrm{C}$ |
| DIGITAL INPUTS/OUTPUT Input High Voltage, $\mathrm{V}_{\mathbf{H}}$ Input Low Voltage, $\mathrm{V}_{\text {IL }}$ <br> Input Leakage Current, IL Input Capacitance $V_{D D}=4.5 \mathrm{~V}$ to 5.5 V <br> Output Low Voltage, Vol Output High Voltage, Voн $V_{D D}=2.5 \mathrm{~V} \text { to } 3.6 \mathrm{~V}$ <br> Output Low Voltage, Vol Output High Voltage, Voн | 1.7 <br> $V_{D D}-1$ <br> $V_{D D}-0.5$ |  | $\begin{aligned} & 0.8 \\ & 0.7 \\ & 1 \\ & 10 \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{D}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \end{aligned}$ $\begin{aligned} & I_{\text {SINK }}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A} \end{aligned}$ $\begin{aligned} & \text { Isink }^{=200 \mu \mathrm{~A}} \\ & \text { I }_{\text {SOURCE }}=200 \mu \mathrm{~A} \end{aligned}$ |
| DYNAMIC PERFORMANCE <br> Reference Multiplying BW Output Voltage Settling Time <br> Digital Delay <br> Digital-to-Analog Glitch Impulse Multiplying Feedthrough Error Output Capacitance <br> Digital Feedthrough <br> Total Harmonic Distortion <br> Output Noise Spectral Density |  | 10 <br> 80 <br> 20 <br> 3 <br> 5 <br> -75 <br> -75 <br> 25 | $\begin{aligned} & 120 \\ & 40 \\ & -75 \\ & 2 \\ & 4 \end{aligned}$ | MHz <br> ns <br> ns <br> $\mathrm{n} V$-s <br> dB <br> pF <br> pF <br> n V-s <br> dB <br> dB <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ pk-pk, DAC loaded all 1 s <br> Measured to $\pm 1 \mathrm{mV}$ of $F S$. RLOAD $=100 \Omega, \mathrm{C}_{\text {LOAD }}=15 \mathrm{pF}$. <br> DAC latch alternately loaded with 0 s and 1 s . <br> 1 LSB change around major carry, $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$ <br> DAC latch loaded with all 0 s . Reference $=10 \mathrm{kHz}$ <br> DAC latches loaded with all Os <br> DAC latches loaded with all 1s <br> Feedthrough to DAC output with $\overline{\mathrm{CS}}$ high and alternate loading of all 0 s and all 1 s <br> $V_{\text {REF }}=5 \mathrm{~V}$ p-p, all 1 s loaded, $\mathrm{f}=1 \mathrm{kHz}$ <br> $V_{\text {REF }}=5 \mathrm{~V}$, sine wave generated from digital code <br> @ 1 kHz |

## AD5405

| Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SFDR Performance (Wideband) |  |  |  |  |  |
| Clock $=10 \mathrm{MHz}$ |  |  |  |  |  |
| 500 kHz fout |  | 55 |  | dB |  |
| 100 kHz fout |  | 63 |  | dB |  |
| 50 kHz fout |  | 65 |  | dB |  |
| Clock $=25 \mathrm{MHz}$ |  |  |  |  |  |
| 500 kHz fout |  | 50 |  | dB |  |
| 100 kHz fout |  | 60 |  | dB |  |
| 50 kHz fout |  | 62 |  | dB |  |
| SFDR Performance (Narrow Band) |  |  |  |  |  |
| Clock $=10 \mathrm{MHz}$ |  |  |  |  |  |
| 500 kHz fout |  | 73 |  | dB |  |
| 100 kHz fout |  | 80 |  | dB |  |
| 50 kHz fout |  | 87 |  | dB |  |
| Clock $=25 \mathrm{MHz}$ |  |  |  |  |  |
| 500 kHz fout |  | 70 |  | dB |  |
| 100 kHz fout |  | 75 |  | dB |  |
| 50 kHz fout |  | 80 |  | dB |  |
| Intermodulation Distortion |  |  |  |  |  |
| Clock $=10 \mathrm{MHz}$ |  |  |  |  |  |
| $\mathrm{f}_{1}=400 \mathrm{kHz}, \mathrm{f}_{2}=500 \mathrm{kHz}$ |  | 65 |  | dB |  |
| $\mathrm{f}_{1}=40 \mathrm{kHz}, \mathrm{f}_{2}=50 \mathrm{kHz}$ |  | 72 |  | dB |  |
| Clock $=25 \mathrm{MHz}$ |  |  |  |  |  |
| $\mathrm{f}_{1}=400 \mathrm{kHz}, \mathrm{f}_{2}=500 \mathrm{kHz}$ |  | 51 |  | dB |  |
| $\mathrm{f}_{1}=40 \mathrm{kHz}, \mathrm{f}_{2}=50 \mathrm{kHz}$ |  | 65 |  | dB |  |
| POWER REQUIREMENTS |  |  |  |  |  |
| Power Supply Range | 2.5 |  | 5.5 | V |  |
| IdD |  |  | 10 | $\mu \mathrm{A}$ | Logic inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| Power Supply Sensitivity |  |  | 0.001 | \%/\% | $\Delta V_{D D}= \pm 5 \%$ |

${ }^{1}$ Temperature range for Y version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.

## TIMING CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=5 \mathrm{~V}$, Iout $2=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

| Parameter ${ }^{1,2}$ | Limit at Tmin, $\mathbf{T m a x}^{\text {max }}$ | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| Write Mode |  |  |  |
| $\mathrm{t}_{1}$ | 0 | ns min | $\mathrm{R} / \overline{\mathrm{W}}$ to $\overline{\mathrm{CS}}$ setup time |
| $\mathrm{t}_{2}$ | 0 | ns min | $\mathrm{R} / \overline{\mathrm{W}}$ to $\overline{\mathrm{CS}}$ hold time |
| $\mathrm{t}_{3}$ | 10 | ns min | $\overline{\mathrm{CS}}$ low time |
| $\mathrm{t}_{4}$ | 10 | ns min | Address setup time |
| $\mathrm{t}_{5}$ | 0 | ns min | Address hold time |
| $\mathrm{t}_{6}$ | 6 | ns min | Data setup time |
| $\mathrm{t}_{7}$ | 0 | ns min | Data hold time |
| $\mathrm{t}_{8}$ | 5 | ns min | $\mathrm{R} / \overline{\mathrm{W}}$ high to $\overline{C S}$ low |
| $\mathrm{t}_{9}$ | 7 | ns min | $\overline{\mathrm{CS}}$ min high time |
| Data Readback Mode |  |  |  |
| $\mathrm{t}_{10}$ | 0 | ns typ | Address setup time |
| $\mathrm{t}_{11}$ | 0 | ns typ | Address hold time |
| $\mathrm{t}_{12}$ | 5 | ns typ | Data access time |
|  | 35 | ns max |  |
| $\mathrm{t}_{13}$ | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ | ns typ ns max | Bus relinquish time |
|  | 10 |  |  |

[^0]

Figure 2. Timing Diagram


Figure 3. Load Circuit for Data Timing Specifications

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :--- | :--- |
| V $_{\text {DD }}$ to GND | -0.3 V to +7 V |
| V $_{\text {REF }} \mathrm{A}, \mathrm{V}_{\text {REF }} \mathrm{B}, \mathrm{R}_{\mathrm{FB}} \mathrm{A}, \mathrm{R}_{F B} B$ to GND | -12 V to +12 V |
| lout1, lout2 to GND | -0.3 V to +7 V |
| Logic Inputs and Output $^{1}$ | -0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ |
| Operating Temperature Range |  |
| $\quad$ Automotive (Y Version) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| 40-lead LFCSP, $\theta_{\mathrm{JA}}$ Thermal Impedance | $30^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering ( 10 sec.) | $300^{\circ} \mathrm{C}$ |
| IR Reflow, Peak Temperature ( $<20$ sec.) | $235^{\circ} \mathrm{C}$ |

${ }^{1}$ Over voltages at $\mathrm{DBx}, \overline{\mathrm{LDAC}}, \overline{\mathrm{CS}}$, and $\overline{\mathrm{W}} / \mathrm{R}$ are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 to 4 | R1A to R3A | DAC A 4-Quadrant Resistors. Allow a number of configuration modes, including bipolar operation with minimum of external components. |
| 5,26 | $\mathrm{V}_{\text {ref }} \mathrm{A}, \mathrm{V}$ ref B | DAC Reference Voltage Input Terminals. |
| 6 | DGND | Digital Ground Pin. |
| 7 | $\overline{\text { LDAC }}$ | Load DAC Input. Allows asynchronous or synchronous updates to the DAC output. The DAC is asynchronously updated when this signal goes low. Alternatively, if this line is held permanently low, an automatic or synchronous update mode is selected whereby the DAC is updated on the rising edge of $\overline{C S}$. |
| 8 | DAC A/B | Selects DAC A or B. Low selects DAC A, while high selects DAC B. |
| $\begin{aligned} & 9,34,35 \\ & 36,37 \end{aligned}$ | NC | Not internally connected. |
| 10 to 21 | DB11 to DB0 | Parallel Data Bits 11 through 0. |
| 22 | $\overline{C S}$ | Chip Select Input. Active low. Used in conjunction with $R / \bar{W}$ to load parallel data to the input latch or to read data from the DAC register. Edge sensitive; when pulled high, the DAC data is latched. |
| 23 | R/W | Read/Write. When low, used in conjunction with $\overline{C S}$ to load parallel data. When high, used in conjunction with $\overline{\mathrm{CS}}$ to read back contents of DAC register. |
| 24 | $\overline{\mathrm{CLR}}$ | Active Low Control Input. Clears DAC output and input and DAC registers. |
| 25 | $V_{\text {DD }}$ | Positive Power Supply Input. These parts can be operated from a supply of 2.5 V to 5.5 V . |
| 26 to 30 | R3B to R1B | DAC B 4-Quadrant Resistors. Allow a number of configuration modes, including bipolar operation with a minimum of external components. |
| 32 | lout2B | DAC A Analog Ground. This pin typically should be tied to the analog ground of the system, but may be biased to achieve single-supply operation. |
| 33 | lout 1B | DAC B Current Outputs. |
| 38 | Iout 1A | DAC A Current Outputs. |
| 39 | Iout2A | DAC A Analog Ground. This pin typically should be tied to the analog ground of the system, but may be biased to achieve single-supply operation. |
| 31,40 | $\mathrm{R}_{\text {FB }} \mathrm{B}, \mathrm{R}_{\text {FB }} \mathrm{A}$ | External Amplifier Output. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. INL vs. Code (12-Bit DAC)


Figure 6. DNL vs. Code (12-Bit DAC)


Figure 7. INL vs. Reference Voltage


Figure 8. DNL vs. Reference Voltage


Figure 9. Gain Error vs. Temperature


Figure 10. Supply Current vs. Logic Input Voltage


Figure 11. Iout1 Leakage Current vs. Temperature


Figure 12. Supply Current vs. Temperature


Figure 13. Supply Current vs. Update Rate


Figure 14. Reference Multiplying Bandwidth vs. Frequency and Code


Figure 15. Reference Multiplying Bandwidth-All 1s Loaded


Figure 16. Reference Multiplying Bandwidth vs. Frequency and Compensation Capacitor


Figure 17. Midscale Transition, $V_{\text {REF }}=0 \mathrm{~V}$


Figure 18. Midscale Transition, $V_{\text {REF }}=3.5 \mathrm{~V}$


Figure 19. Power Supply Rejection vs. Frequency


Figure 20. THD and Noise vs. Frequency


Figure 21. Wideband SFDR vs. foutFrequency


Figure 22. Wideband SFDR vs. fout Frequency


Figure 23. Wideband SFDR, fout $=100 \mathrm{kHz}$, Clock $=25 \mathrm{MHz}$


Figure 24. Wideband SFDR, $f_{\text {out }}=500 \mathrm{kHz}$, Clock $=10 \mathrm{MHz}$


Figure 25. Wideband SFDR, $f_{\text {OUT }}=50 \mathrm{kHz}$, Clock $=10 \mathrm{MHz}$


Figure 26. Narrow-Band Spectral Response, fout $=500 \mathrm{kHz}$, Clock $=25 \mathrm{MHz}$


Figure 27. Narrow-Band SFDR, $f_{\text {Out }}=100 \mathrm{kHz}$, Clock $=25 \mathrm{MHz}$


Figure 28. Narrow-Band $I M D, f_{\text {OUT }}=90 \mathrm{kHz}, 100 \mathrm{kHz}$, Clock $=10 \mathrm{MHz}$


Figure 29. Wideband $I M D, f_{\text {out }}=90 \mathrm{kHz}, 100 \mathrm{kHz}$, Clock $=25 \mathrm{MHz}$


Figure 30. Output Noise Spectral Density

## TERMINOLOGY

## Relative Accuracy

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full-scale reading.

## Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

## Gain Error

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For this DAC, ideal maximum output is $\mathrm{V}_{\text {REF }}-1$ LSB. Gain error of the DACs is adjustable to zero with external resistance.

## Output Leakage Current

Output leakage current is current that flows in the DAC ladder switches when these are turned off. For the Iour 1 terminal, it can be measured by loading all 0 s to the DAC and measuring the Iour 1 current. Minimum current flows in the Iout 2 line when the DAC is loaded with all 1 s .

## Output Capacitance

Capacitance from Iour 1 or Iout 2 to AGND.

## Output Current Settling Time

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change. For this device, it is specified with a $100 \Omega$ resistor to ground.

## Digital to Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is typically specified as the area of the glitch in either pA -secs or nV -secs depending upon whether the glitch is measured as a current or voltage signal.

## Digital Feedthrough

When the device is not selected, high frequency logic activity on the device's digital inputs is capacitively coupled through the device to show up as noise on the Iout pins and subsequently into the following circuitry. This noise is digital feedthrough.

## Multiplying Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC Iout 1 terminal, when all 0 s are loaded to the DAC.

## Digital Crosstalk

This is the glitch impulse transferred to the outputs of one DAC in response to a full-scale code change (all 0 s to all 1 s , and vice versa) in the input register of the other DAC. It is expressed in nV -s.

## Analog Crosstalk

This is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0 s to all 1 s , and vice versa), while keeping LDAC high. Then pulse LDAC low and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV -s.

## Channel to Channel Isolation

This refers to the proportion of input signal from one DAC's reference input which appears at the output of the other DAC, and is expressed in dBs.

## Total Harmonic Distortion (THD)

The DAC is driven by an ac reference. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower-order harmonics are included, such as the second to the fifth.

$$
T H D=20 \log \sqrt{\frac{\left(V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}\right)}{V_{1}}}
$$

## Intermodulation Distortion

The DAC is driven by two combined sine wave references of frequencies fa and fb . Distortion products are produced at sum and difference frequencies of $\mathrm{mfa} \pm \mathrm{nfb}$ where $\mathrm{m}, \mathrm{n}=0$, $1,2,3, \ldots$ Intermodulation terms are those for which m or n is not equal to zero. The second-order terms include ( $\mathrm{fa}+\mathrm{fb}$ ) and $(\mathrm{fa}-\mathrm{fb})$ and the third-order terms are $(2 \mathrm{fa}+\mathrm{fb}),(2 \mathrm{fa}-\mathrm{fb})$, $(\mathrm{f}+2 \mathrm{fa}+2 \mathrm{fb})$ and $(\mathrm{fa}-2 \mathrm{fb})$. IMD is defined as
$I M D=20 \log \frac{(r m s \text { sum of the sum and diff distortion products) }}{\text { rms amplitude of the fundamental }}$

## Compliance Voltage Range

The maximum range of (output) terminal voltage for which the device provides the specified characteristics.

## GENERAL DESCRIPTION

## DAC SECTION

The AD5405 is a 12-bit, dual-channel, current-output DAC consisting of a standard inverting R-2R ladder configuration. Figure 31 shows a simplified diagram for a single channel of the AD5405. The feedback resistor $R_{F B}$ has a value of $2 R$. The value of $R$ is typically $10 \mathrm{k} \Omega$ (minimum $8 \mathrm{k} \Omega$ and maximum $12 \mathrm{k} \Omega$ ). If Iour 1 A and Iout 2 A are kept at the same potential, a constant current flows in each ladder leg, regardless of digital input code. Thus, the input resistance presented at $V_{\text {REF }}$ is always constant.


Figure 31. Simplified Ladder Configuration
Access is provided to the $\mathrm{V}_{\mathrm{REF}}, \mathrm{R}_{\mathrm{FB}}$, $\mathrm{I}_{\text {out }} 1$, and Iout 2 terminals of each DAC, making the device extremely versatile and allowing it to be configured in several different operating modes, such as for unipolar output, bipolar output, or single-supply mode.

## CIRCUIT OPERATION

## Unipolar Mode

Using a single op amp, this DAC can easily be configured to provide 2-quadrant multiplying operation or a unipolar output voltage swing, as shown in Figure 32.


NOTES

1. SIMILAR CONFIGURATION FOR DAC B
2. C1 PHASE COMPENSATION ( $1 \mathrm{pF}-2 \mathrm{pF}$ ) MAY BE REQUIRED

IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 32. Unipolar Operation
When an output amplifier is connected in unipolar mode, the output voltage is given by

$$
V_{O U T}=-D / 2^{n} \times V_{R E F}
$$

where D is the fractional representation of the digital word loaded to the DAC, and $n$ is the resolution of the DAC.

$$
D=0 \text { to } 4095
$$

With a fixed 10 V reference, the circuit shown in Figure 32 gives a unipolar 0 V to -10 V output voltage swing. When $\mathrm{V}_{\text {IN }}$ is an ac signal, the circuit performs 2-quadrant multiplication.

Table 5 shows the relationship between digital code and expected output voltage for unipolar operation.
Table 5. Unipolar Code Table

| Digital Input | Analog Output (V) |
| :--- | :--- |
| 11111111 | $-V_{\text {REF }}(4095 / 4096)$ |
| 10000000 | $-V_{\text {REF }}(2048 / 4096)=-V_{\text {REF }} / 2$ |
| 00000001 | $-V_{\text {REE }}(1 / 4096)$ |
| 00000000 | $-V_{\text {REF }}(0 / 4096)=0$ |

## Bipolar Operation

In some applications, it may be necessary to generate full 4-quadrant multiplying operation or a bipolar output swing. This can be easily accomplished by using another external amplifier, as shown in Figure 33.


Figure 33. Bipolar Operation (4-Quadrant Multiplication)
When in bipolar mode, the output voltage is given by

$$
V_{O U T}=V_{\text {REF }} \times D / 2^{n-1} \times V_{\text {REF }}
$$

where D is the fractional representation of the digital word loaded to the DAC, in the range of 0 to 4095 , and $n$ is the number of bits. When $\mathrm{V}_{\text {IN }}$ is an ac signal, the circuit performs 4-quadrant multiplication.

Table 6 shows the relationship between the digital code and the expected output voltage for bipolar operation.

Table 6. Bipolar Code Table

| Digital Input | Analog Output (V) |
| :--- | :--- |
| 11111111 | $+V_{\text {REF }}(2047 / 2048)$ |
| 10000000 | 0 |
| 00000001 | $-V_{\text {REF }}(2047 / 2048)$ |
| 00000000 | $-V_{\text {REF }}(2048 / 2048)$ |

## Stability

In the I-to-V configuration, the Iout of the DAC and the inverting node of the op amp must be connected as close as possible, and proper PCB layout techniques must be employed. Because every code change corresponds to a step function, gain peaking may occur if the op amp has limited GBP and there is excessive parasitic capacitance at the inverting node. This parasitic capacitance introduces a pole into the open loop response which can cause ringing or instability in the closedloop applications circuit.

An optional compensation capacitor, C 1 , can be added in parallel with $\mathrm{R}_{\mathrm{FB}}$ for stability, as shown in Figure 32 and Figure 33. Too small a value of C 1 can produce ringing at the output, while too large a value can adversely affect the settling time. C 1 should be found empirically, but 1 pF to 2 pF is generally adequate for the compensation.

## SINGLE-SUPPLY APPLICATIONS

## Voltage Switching Mode of Operation

Figure 34 shows these DACs operating in the voltage switching mode. The reference voltage, $\mathrm{V}_{\mathrm{IN}}$, is applied to the Iout 1 pin, Iour2 is connected to AGND, and the output voltage is available at the $V_{\text {ref }}$ terminal. In this configuration, a positive reference voltage results in a positive output voltage, making singlesupply operation possible. The output from the DAC is voltage at a constant impedance (the DAC ladder resistance). Thus an op amp is necessary to buffer the output voltage. The reference input no longer sees a constant input impedance, but one that varies with code. So, the voltage input should be driven from a low impedance source.


Figure 34. Single-Supply Voltage Switching Mode
Note that $\mathrm{V}_{\text {IN }}$ is limited to low voltages because the switches in the DAC ladder no longer have the same source-drain drive voltage. As a result, their on resistance differs and degrades the integral linearity of the DAC. Also, $\mathrm{V}_{\text {IN }}$ must not go negative by more than 0.3 V or an internal diode turns on, exceeding the max ratings of the device. In this type of application, the full range of multiplying capability of the DAC is lost.

## POSITIVE OUTPUT VOLTAGE

Note that the output voltage polarity is opposite to the $\mathrm{V}_{\text {REF }}$ polarity for dc reference voltages. In order to achieve a positive voltage output, an applied negative reference to the input of the DAC is preferred over the output inversion through an inverting amplifier because of the resistor's tolerance errors. To generate a negative reference, the reference can be level shifted by an op amp such that the Vout and GND pins of the reference become the virtual ground and -2.5 V respectively, as shown in Figure 35.


1. SIMILAR CONFIGURATION FOR DAC B
2. C1 PHASE COMPENSATION (1pF-2pF) MAY BE REQUIRED

IF A1 IS A HIGH SPEED AMPLIFIER.
Figure 35. Positive Voltage Output with Minimum Components

## ADDING GAIN

In applications where the output voltage is required to be greater than $\mathrm{V}_{\text {IN }}$, gain can be added with an additional external amplifier or it can also be achieved in a single stage. Consider the effect of temperature coefficients of the thin film resistors of the DAC. Simply placing a resistor in series with the $\mathrm{R}_{\mathrm{FB}}$ resistor causes mismatches in the temperature coefficients resulting in larger gain temperature coefficient errors. Instead, the circuit of Figure 36 is a recommended method of increasing the gain of the circuit. $R_{1}, R_{2}$, and $R_{3}$ should all have similar temperature coefficients, but they need not match the temperature coefficients of the DAC. This approach is recommended in circuits where gains of $>1$ are required.


Figure 36. Increasing Gain of Current Output DAC

## AD5405

## USED AS A DIVIDER OR PROGRAMMABLE GAIN ELEMENT

Used as a divider or programmable gain element, currentsteering DACs are very flexible and lend themselves to many different applications. If this type of DAC is connected as the feedback element of an op amp, and $\mathrm{R}_{\mathrm{FB}}$ is used as the input resistor, as shown in Figure 37, then the output voltage is inversely proportional to the digital input fraction D .

For $D=1-2^{n}$ the output voltage is

$$
V_{\text {OUT }}=-V_{I N} / D=-V_{I N} /\left(1-2^{-n}\right)
$$



Figure 37. Current-Steering DAC Used as a Divider or Programmable Gain Element
As D is reduced, the output voltage increases. For small values of the digital fraction $D$, it is important to ensure that the amplifier does not saturate and also that the required accuracy is met. For example, an 8 -bit DAC driven with the binary code $0 \times 10(00010000)$, that is, 16 decimal, in the circuit of Figure 37 should cause the output voltage to be $16 \times \mathrm{V}_{\text {IN }}$. However, if the DAC has a linearity specification of $\pm 0.5 \mathrm{LSB}$, then D can, in fact, have the weight anywhere in the range $15.5 / 256$ to $16.5 / 256$ so that the possible output voltage is in the range $15.5 \mathrm{~V}_{\text {IN }}$ to 16.5 $\mathrm{V}_{\text {IN }}-$ an error of $3 \%$ even though the DAC itself has a maximum error of $0.2 \%$.

DAC leakage current is also a potential error source in divider circuits. The leakage current must be counterbalanced by an opposite current supplied from the op amp through the DAC. Because only a fraction $D$ of the current into the $V_{\text {REF }}$ terminal is routed to the Iour 1 terminal, the output voltage has to change as follows:

Output Error Voltage Due to DAC Leakage $=($ Leakage $\times R) / D$
where R is the DAC resistance at the $\mathrm{V}_{\text {REF }}$ terminal.
For a DAC leakage current of $10 \mathrm{nA}, \mathrm{R}=10 \mathrm{k} \Omega$ and a gain (that is, $1 / \mathrm{D}$ ) of 16 , the error voltage is 1.6 mV .

## REFERENCE SELECTION

When selecting a reference for use with the AD5405 series of current output DACs, pay attention to the reference output voltage temperature coefficient specification. This parameter not only affects the full-scale error, but can also affect the linearity (INL and DNL) performance. The reference temperature coefficient should be consistent with the system accuracy specifications. For example, an 8-bit system required to hold its overall specification to within 1 LSB over the temperature range $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ dictates that the maximum system drift with temperature should be less than $78 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. A 12 -bit system with the same temperature range to overall specification within 2 LSBs requires a maximum drift of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. By choosing a precision reference with low output temperature coefficient, this error source can be minimized. Table 7 lists some references available from Analog Devices that are suitable for use with this range of current output DACs.

## AMPLIFIER SELECTION

The primary requirement for the current-steering mode is an amplifier with low input bias currents and low input offset voltage. The input offset voltage of an op amp is multiplied by the variable gain (due to the code-dependent output resistance of the DAC) of the circuit. A change in this noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier's input offset voltage. This output voltage change is superimposed upon the desired change in output between the two codes and gives rise to a differential linearity error, which, if large enough, could cause the DAC to be nonmonotonic.

The input bias current of an op amp also generates an offset at the voltage output as a result of the bias current flowing in the feedback resistor Rer. Most op amps have input bias currents low enough to prevent any significant errors in 12-bit applications.

Common-mode rejection of the op amp is important in voltage-switching circuits, because it produces a codedependent error at the voltage output of the circuit. Most op amps have adequate common-mode rejection for use at 12-bit resolution.

Provided the DAC switches are driven from true wide band, low impedance sources ( $\mathrm{V}_{\text {IN }}$ and $A G N D$ ) they settle quickly. Consequently, the slew rate and settling time of a voltageswitching DAC circuit is determined largely by the output op amp. To obtain minimum settling time in this configuration, minimize capacitance at the $V_{\text {ref }}$ node (voltage output node in this application) of the DAC. This is done by using low input capacitance buffer amplifiers and careful board design.

Most single-supply circuits include ground as part of the analog signal range, which in turn requires an amplifier that can handle rail-to-rail signals. Analog Devices offers a large range of singlesupply amplifiers, as listed in Table 8.

Table 7. Suitable ADI Precision References Recommended for Use with AD5405 DACs

| Reference | Output Voltage | Initial Tolerance | Temperature Drift | $\mathbf{0 . 1 ~ H z ~ t o ~} \mathbf{1 0 ~ H z ~ n o i s e ~}$ | Package |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADR01 | 10 V | $0.1 \%$ | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $20 \mu \mathrm{Vp-p}$ | SC70, TSOT, SOIC |
| ADR02 | 5 V | $0.1 \%$ | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $10 \mu \mathrm{Vp}-\mathrm{p}$ | SC70, TSOT, SOIC |
| ADR03 | 2.5 V | $0.2 \%$ | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $10 \mu \mathrm{Vp}-\mathrm{p}$ | SC70, TSOT, SOIC |
| ADR425 | 5 V | $0.04 \%$ | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $3.4 \mu \mathrm{Vp-p}$ | MSOP, SOIC |

Table 8. Precision ADI Op Amps Suitable for Use with AD5405 DACs

| Part No. | Max Supply Voltage $\mathbf{V}$ | $\mathbf{V o s}_{\text {s }}(\boldsymbol{m a x}) \boldsymbol{\mu} \mathbf{V}$ | $\mathbf{I}_{\mathbf{B}}(\boldsymbol{m a x}) \mathbf{n A}$ | GBP MHz | Slew Rate $\mathbf{V / \mu s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OP97 | $\pm 20$ | 65 | 0.1 | 0.9 | 0.2 |
| OP1177 | $\pm 18$ | 60 | 2 | 1.3 | 0.7 |
| AD8551 | +6 | 5 | 0.05 | 1.5 | 0.4 |

Table 9. High Speed ADI Op Amps Suitable for Use with AD5405 DACs

| Part No. | Max Supply Voltage $\mathbf{V}$ | $\mathbf{V}_{\text {os }}(\boldsymbol{m a x}) \boldsymbol{\mu} \mathbf{V}$ | $\mathbf{I}_{\mathbf{B}}(\boldsymbol{m a x}) \mathbf{n A}$ | BW @ $\mathbf{A}_{\mathrm{cL}} \mathbf{M H z}$ | Slew Rate $\mathbf{V /} \boldsymbol{\mu s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD8065 | $\pm 12$ | 1500 | 0.01 | 145 | 180 |
| AD8021 | $\pm 12$ | 1000 | 1000 | 200 | 100 |
| AD8038 | $\pm 5$ | 3000 | 0.75 | 350 | 425 |

## PARALLEL INTERFACE

Data is loaded to the AD5405 in the format of a 12-bit parallel word. Control lines $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ allow data to be written to or read from the DAC register. A write event takes place when $\overline{C S}$ and $\mathrm{R} / \overline{\mathrm{W}}$ are brought low, data available on the data lines fills the shift register, and the rising edge of $\overline{\mathrm{CS}}$ latches the data and transfers the latched data word to the DAC register. The DAC latches are not transparent, thus a write sequence must consist of a falling and rising edge on $\overline{\mathrm{CS}}$ to ensure data is loaded to the DAC register and its analog equivalent reflected on the DAC output. A read event takes place when $\mathrm{R} / \overline{\mathrm{W}}$ is held high and $\overline{\mathrm{CS}}$ is brought low. Data is loaded from the DAC register back to the input register and out onto the data line where it can be read back to the controller for verification or diagnostic purposes. The input and DAC registers of these devices are not transparent, so a falling and rising edge of $\overline{\mathrm{CS}}$ is required to load each data-word.

## MICROPROCESSOR INTERFACING

The AD5405 can be interfaced to a variety of 16-bit microcontrollers or DSP processors. Figure 38 shows the AD5405 DAC interfaced to a generic 16-bit microcontroller/DSP processor. Microprocessor interfacing to this family of DAC is via a data bus that uses a standard protocol compatible with microcontrollers and DSP processors. The address decoder selects DAC A or DAC B and also to loads parallel data to the input latch or to read data from the DAC using an AND gate.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 38. AD54xx to Parallel Interface

## PCB LAYOUT AND POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5405 is mounted should be designed so that the analog and digital sections are separated, and confined to certain areas of the board. If the DAC is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device.

These DACs should have ample supply bypassing of $10 \mu \mathrm{~F}$ in parallel with $0.1 \mu \mathrm{~F}$ on the supply located as close to the package as possible, ideally right up against the device. The $0.1 \mu \mathrm{~F}$ capacitor should have low effective series resistance (ESR) and effective series inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize transient disturbance and filter out low frequency ripple.

Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs.

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough on the board. A microstrip technique is by far the best, but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to the ground plane while signal traces are placed on the soldered side.

It is good practice to employ compact, minimum lead length PCB layout design. Leads to the input should be as short as possible to minimize IR drops and stray inductance.

The PCB metal traces between $V_{\text {ReF }}$ and $\mathrm{R}_{\mathrm{FB}}$ should also be matched to minimize gain error. To maximize high frequency performance, the I-to-V amplifier should be located as close to the device as possible.

## EVALUATION BOARD FOR THE DACS

The evaluation board consists of a DAC and a current-tovoltage amplifier, the AD8065. Included on the evaluation board is a 10 V reference, the ADR01. An external reference may also be applied via an SMB input.

The evaluation kit consists of a CD-ROM with self-installing PC software to control the DAC. The software simply allows the user to write a code to the device.

## POWER SUPPLIES FOR THE EVALUATION BOARD

The board requires $\pm 12 \mathrm{~V}$ and 5 V supplies. The $12 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {sS }}$ are used to power the output amplifier, while the 5 V is used to power the DAC $\left(\mathrm{V}_{\mathrm{DDI}}\right)$ and transceivers $\left(\mathrm{V}_{\mathrm{CC}}\right)$.

Both supplies are decoupled to their respective ground plane with $10 \mu \mathrm{~F}$ tantalum and $0.1 \mu \mathrm{~F}$ ceramic capacitors.


Figure 39. Schematic of AD5405 Evaluation Board


Figure 40. Component-Side Artwork


Figure 41. Silkscreen—Component-Side View (Top Layer)


Figure 42. Solder-Side Artwork

## OVERVIEW OF AD54xx DEVICES

Table 10.

| Part No. | Resolution | No. DACs | INL(LSB) | Interface | Package | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5424 | 8 | 1 | $\pm 0.25$ | Parallel | RU-16, CP-20 | 10 MHz BW, $17 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5426 | 8 | 1 | $\pm 0.25$ | Serial | RM-10 | 10 MHz BW, 50 MHz Serial |
| AD5428 | 8 | 2 | $\pm 0.25$ | Parallel | RU-20 | 10 MHz BW, $17 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5429 | 8 | 2 | $\pm 0.25$ | Serial | RU-10 | 10 MHz BW, 50 MHz Serial |
| AD5450 | 8 | 1 | $\pm 0.25$ | Serial | RJ-8 | 10 MHz BW, 50 MHz Serial |
| AD5432 | 10 | 1 | $\pm 0.5$ | Serial | RM-10 | 10 MHz BW, 50 MHz Serial |
| AD5433 | 10 | 1 | $\pm 0.5$ | Parallel | RU-20, CP-20 | 10 MHz BW, $17 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5439 | 10 | 2 | $\pm 0.5$ | Serial | RU-16 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5440 | 10 | 2 | $\pm 0.5$ | Parallel | RU-24 | 10 MHz BW, $17 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5451 | 10 | 1 | $\pm 0.25$ | Serial | RJ-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5443 | 12 | 1 | $\pm 1$ | Serial | RM-10 | 10 MHz BW, 50 MHz Serial |
| AD5444 | 12 | 1 | $\pm 0.5$ | Serial | RM-8 | 10 MHz BW, 50 MHz Serial |
| AD5415 | 12 | 2 | $\pm 1$ | Serial | RU-24 | 10 MHz BW, 58 MHz Serial |
| AD5445 | 12 | 2 | $\pm 1$ | Parallel | RU-20, CP-20 | 10 MHz BW, $17 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5447 | 12 | 2 | $\pm 1$ | Parallel | RU-24 | 10 MHz BW, $17 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5449 | 12 | 2 | $\pm 1$ | Serial | RU-16 | 10 MHz BW, 50 MHz Serial |
| AD5452 | 12 | 1 | $\pm 0.5$ | Serial | RJ-8, RM-8 | 10 MHz BW, 50 MHz Serial |
| AD5446 | 14 | 1 | $\pm 1$ | Serial | RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5453 | 14 | 1 | $\pm 2$ | Serial | UJ-8, RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5553 | 14 | 1 | $\pm 1$ | Serial | RM-8 | 4 MHz BW, 50 MHz Serial Clock |
| AD5556 | 14 | 1 | $\pm 1$ | Parallel | RU-28 | 4 MHz BW, $20 \mathrm{~ns} \overline{\mathrm{WR}}$ Pulse Width |
| AD5555 | 14 | 2 | $\pm 1$ | Serial | RM-8 | 4 MHz BW, 50 MHz Serial Clock |
| AD5557 | 14 | 2 | $\pm 1$ | Parallel | RU-38 | 4 MHz BW, $20 \mathrm{~ns} \overline{\mathrm{WR}}$ Pulse Width |
| AD5543 | 16 | 1 | $\pm 2$ | Serial | RM-8 | 4 MHz BW, 50 MHz Serial Clock |
| AD5546 | 16 | 1 | $\pm 2$ | Parallel | RU-28 | 4 MHz BW, $20 \mathrm{~ns} \overline{\mathrm{WR}}$ Pulse Width |
| AD5545 | 16 | 2 | $\pm 2$ | Serial | RU-16 | 4 MHz BW, 50 MHz Serial Clock |
| AD5547 | 16 | 2 | $\pm 2$ | Parallel | RU-38 | 4 MHz BW, $20 \mathrm{~ns} \overline{\mathrm{WR}}$ Pulse Width |

## OUTLINE DIMENSIONS



Figure 43. 40 Lead LFCSP
(CP-40)
Dimensions shown in inches and (mm)

| Model | Resolution | INL (LSBs) | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD5405YCP | 12 | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | LFCSP | CP-40 |
| AD5405YCP-REEL | 12 | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | LFCSP | CP-40 |
| AD5405YCP-REEL7 | 12 | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | LFCSP | CP-40 |
| EVAL-AD5405EB |  |  |  | Evaluation Kit |  |

## NOTES


[^0]:    ${ }^{1}$ See Figure 2. Temperature range for $Y$ version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Guaranteed by design and characterization, not subject to production test. ${ }^{2}$ All input signals are specified with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of VDD$)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{LL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$. Digital output timing measured with load circuit in Figure 3.

