TB PACKAGE 400 MIL TAB

CASE 984A-01

## MCM101524

**PIN ASSIGNMENT** 

# 1M x 4 Bit Fast Static Random Access Memory with ECL I/O


The MCM101524 is a 4,194,304 bit static random access memory organized as 1,048,576 words of 4 bits. This circuit is fabricated using high performance silicon–gate BiCMOS technology. Asynchronous design eliminates the need for external clocks or timing strobes.

The MCM101524 is available in a 400 mil, 36 lead TAB.

Fast Access Times: 12, 15 ns

Product Preview

- Equal Address and Chip Select Access Times
- Power Operation: 195 mA Maximum, Active AC



A10 🛙	1 •	36	D A1
A11 C	2	35	D A2
A12 🛛	3	34	D A3
A13 [	4	33	D A8
A14 🛛	5	32	D A19
<u>s</u> C	6	31	О ИС
D0 [	7	30	] D3
Q0 [	8	29	] Q3
V <sub>CC</sub> [	9	28	D V <sub>EE</sub>
V <sub>EE</sub> [	10	27	□ v <sub>cc</sub>
Q1 [	11	26	] Q2
D1 [	12	25	D D2
<u>w</u> C	13	24	□ мс
ao C	14	23	<b>A</b> 9
A15 [	15	22	D A4
A16 [	16	21	] A5
A17 🛛	17	20	D A6

A18 🚺 18

19 🛛 A7

#### BLOCK DIAGRAM

PIN NAMES						
A0 – A19 Address Inputs   S Chip Select   Q0 – Q3 Data Output   V <sub>EE</sub> Power Supply	NC No Connection					

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice. REV 2

© Motorola, Inc. 1994

9/94



#### **TRUTH TABLE** (X = Don't Care)

S	W	Operation	Data	Output	Current
Н	Х	Not Enabled	Х	L	_
L	Н	Read	Х	Q	IEE
L	L	Write	Х	L	IEE

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit			
V <sub>EE</sub> Pin Potential (to Ground)	VEE	- 7.0 to + 0.5	V			
Voltage Relative to $V_{CC}$ for Any Pin Except $V_{EE}$	V <sub>in</sub> , V <sub>out</sub>	$V_{EE} - 0.5 \text{ to} + 0.5$	V			
Output Current (per I/O)	lout	- 50	mA			
Power Dissipation	PD	2.0	W			
Temperature Under Bias	T <sub>bias</sub>	– 30 to + 85	°C			
Operating Temperature	Tj	0 to + 60	°C			
Storage Temperature — Plastic	T <sub>stg</sub>	- 55 to + 125	°C			

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 0 V, V<sub>EE</sub> = -5.2 V  $\pm$  5%, T<sub>J</sub> = 0 to + 60°C, Unless Otherwise Noted)

#### DC OPERATING CONDITIONS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Тур	Max	Unit		
Supply Voltage (Operating Voltage Range)	VEE	- 5.46	- 5.2	- 4.94	V		
Input High Voltage	VIH	- 1165	—	- 880	mV		
Input Low Voltage	VIL	- 1810	—	- 1475	mV		
Output High Voltage	VOH	- 1025	—	- 880	mV		
Output Low Voltage	VOL	- 1810	—	- 1620	mV		
Input Low Current	ΙL	- 50	—	—	μΑ		
Input High Current	Чн	—	—	220	μΑ		
Chip Select Input Low Current	IIL(CS)	0.5	—	170	μΑ		
Operating Power Supply Current: <sup>t</sup> AVAV = 20 ns (All Outputs Open)*	IEE	—	—	- 195	mA		
Quiescent Power Supply Current: f <sub>0</sub> = 0 MHz (Outputs Open)	IEEQ	—	—	- 150	mA		
Voltage Compensation (V <sub>OH</sub> )	$\Delta V_{OH} / \Delta V_{EE}$	± 35	mV/V @ – 4.9	nV/V @ - 4.94 to - 5.46 V			
Voltage Compensation (V <sub>OL</sub> )	$\Delta V_{OL} / \Delta V_{EE}$	± 60	mV/V @ – 4.9	94 to – 5.46 V			

\* Address Increment

#### **RISE/FALL TIME CHARACTERISTICS**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Rise Time	tr	20% to 80%	0.5	1.0	1.5	ns
Output Fall Time	tf	20% to 80%	0.5	1.0	1.5	ns

#### **CAPACITANCE** (f = 1.0 MHz, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Мах	Unit
Input Capacitance Address and Data S, W	C <sub>in</sub> C <sub>ck</sub>	3.5 4	7 7	pF
Output Capacitance Q	Cout	4	8	pF

MCM101524

2

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(VEE =  $-5.2 \text{ V} \pm 5\%$ , V<sub>CC</sub> = 0 V, T<sub>J</sub> = 0 to +60°C, Unless Otherwise Noted)

Input Pulse Levels – 1.7 V to – 0.9 V (See Figure	÷1)
Input Rise/Fall Time 1	ns
Input Timing Measurement Reference Level 5	0%

#### READ CYCLE TIMING (See Notes 1 and 2)

		MCM101524-12		MCM101524-15			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	t <sub>AVAV</sub>	12	_	15	_	ns	2, 3
Address Access Time	<sup>t</sup> AVQV	—	12	—	15	ns	
Chip Select Access Time	<sup>t</sup> SLQV	—	12	—	15	ns	6
Select High to Output Low	<sup>t</sup> SHQL	0	8	0	9	ns	
Output Hold from Address Change	<sup>t</sup> AXQX	4	—	4	—	ns	
Power Up Time	<sup>t</sup> SLIEEH	0	—	0	—	ns	4
Power Down Time	<sup>t</sup> SHIEEL	_	12	—	15	ns	4

NOTES:

1.  $\overline{W}$  is high for read cycle.

2. Product sensitivites to noise require proper grounding and decoupling of power supplies during read and write cycles.


3. All read cycle timings are referenced from the last valid address to the first transitioning address.

4. This parameter is sampled and not 100% tested.

5. Device is continuously selected ( $\overline{S} \leq V_{IL}$ ).


6. Addresses valid prior to or coincident with  $\overline{S}$  going low.

## AC TEST CONDITIONS




 $t_{\Gamma}$  = Rise Time  $t_{f}$  = Fall Time 50% = Timing Reference Levels







## READ CYCLE 1 (See Notes 1, 2, and 5)



#### WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

		MCM101524–12 MCM101524–15		1524–15			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	<sup>t</sup> AVAV	12	—	15	_	ns	3
Address Setup Time	<sup>t</sup> AVWL	1	—	1	_	ns	
Address Valid to End of Write	<sup>t</sup> AVWH	9	—	10	_	ns	
Write Pulse Width	<sup>t</sup> WLWH, <sup>t</sup> WLSH	8	—	9	_	ns	
Data Valid to End of Write	<sup>t</sup> DVWH	8	—	9	_	ns	
Data Hold Time	<sup>t</sup> WHDX	1	—	1	_	ns	
Write High to Output Active	<sup>t</sup> WHQX	4	-	4	_	ns	4
Write High to Output Valid	<sup>t</sup> WHQV	—	13	—	16	ns	
Write Recovery Time	tWHAX	1	—	1		ns	
Write Low to Output Low	<sup>t</sup> WLQL	0	8	0	9	ns	


NOTES:

1. A write occurs during the overlap of  $\overline{S}$  low and  $\overline{W}$  low.

2. Product sensitivites to noise require proper grounding and decoupling of power supplies during read and write cycles.

3. All write cycle timings are referenced from the last valid address to the first transitioning address.

4. This parameter is sampled and not 100% tested.



#### WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola not are negistered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA FAST SRAM

## WRITE CYCLE 2 (S Controlled, See Notes 1 and 2)


		MCM101524-12		MCM10	1524–15		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	<sup>t</sup> AVAV	12	—	15		ns	3
Address Setup Time	<sup>t</sup> AVSL	1	—	1		ns	
Address Valid to End of Write	<sup>t</sup> AVSH	9	—	10	—	ns	
	<sup>t</sup> SLSH <sup>t</sup> SLWH	8	-	9	—	ns	
Data Valid to End of Write	<sup>t</sup> DVSH	8	—	9	_	ns	
Chip Select Set–Up Time	<sup>t</sup> SLWL	0	—	0		ns	
Data Hold Time	<sup>t</sup> SHDX	1	—	1		ns	
Write Recovery Time	<sup>t</sup> SHAX	1	_	1		ns	

NOTES:

1. A write occurs during the overlap of  $\overline{S}$  low and  $\overline{W}$  low.

2. Product sensitivites to noise require proper grounding and decoupling of power supplies during read and write cycles.

3. All write cycle timings are referenced from the last valid address to the first transitioning address.




#### WRITE CYCLE 2 (S Controlled, See Notes 1 and 2)


## MCM101524 6


## PACKAGE DIMENSIONS

TB PACKAGE 400 MIL TAB CASE 984A-01



TAPE CARRIER RETAINER ELIMINATED FROM VIEW FOR CLARITY TB PACKAGE 400 MIL TAB CASE 984A–01 (cont.)





**BOTTOM VIEW** 

Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



♦ CODELINE TO BE PLACED HERE



